loadpatents
name:-0.19778919219971
name:-0.26598691940308
name:-0.014935970306396
Joseph; Alvin J. Patent Filings

Joseph; Alvin J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Joseph; Alvin J..The latest application filed is for "heat spreading isolation structure for semiconductor devices".

Company Profile
16.130.120
  • Joseph; Alvin J. - Williston VT
  • - Williston VT US
  • Joseph; Alvin J. - Essex Junction VT US
  • Joseph; Alvin J - Williston VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Structure providing charge controlled electronic fuse
Grant 11,387,353 - Singh , et al. July 12, 2
2022-07-12
Heat Spreading Isolation Structure For Semiconductor Devices
App 20220189821 - Levy; Mark D. ;   et al.
2022-06-16
Semiconductor Device Structures With A Substrate Biasing Scheme
App 20220181317 - Stamper; Anthony K. ;   et al.
2022-06-09
Chip package with emitter finger cells spaced by different spacings from a heat sink to provide reduced temperature variation
Grant 11,355,409 - Ding , et al. June 7, 2
2022-06-07
Isolation trenches augmented with a trap-rich layer
Grant 11,264,457 - Levy , et al. March 1, 2
2022-03-01
Structure Providing Charge Controlled Electronic Fuse
App 20210399116 - Singh; Jagar ;   et al.
2021-12-23
Epitaxial growth constrained by a template
Grant 11,195,715 - Adusumilli , et al. December 7, 2
2021-12-07
Photodetector With Buried Airgap Reflectors
App 20210313373 - ADUSUMILLI; Siva P. ;   et al.
2021-10-07
Epitaxial Growth Constrained By A Template
App 20210296122 - Adusumilli; Siva P. ;   et al.
2021-09-23
Semiconductor Structure With Semiconductor-on-insulator Region And Method
App 20210287902 - Hazbun; Ramsey ;   et al.
2021-09-16
Semiconductor structure with airgap
Grant 10,692,753 - Jaffe , et al.
2020-06-23
Hybrid cascode constructions with multiple transistor types
Grant 10,644,654 - Jain , et al.
2020-05-05
Cascode heterojunction bipolar transistor
Grant 10,439,053 - Jain , et al. O
2019-10-08
Chip Packages With Reduced Temperature Variation
App 20190267304 - Ding; Hanyi ;   et al.
2019-08-29
Cascode Heterojunction Bipolar Transistors
App 20190252530 - Jain; Vibhor ;   et al.
2019-08-15
Compact device structures for a bipolar junction transistor
Grant 10,367,083 - Jain , et al. July 30, 2
2019-07-30
Cascode heterojunction bipolar transistors
Grant 10,367,084 - Jain , et al. July 30, 2
2019-07-30
Field-effect transistors with a T-shaped gate electrode
Grant 10,340,352 - Shank , et al.
2019-07-02
Compact Device Structures For A Bipolar Junction Transistor
App 20190181250 - Jain; Vibhor ;   et al.
2019-06-13
Semiconductor Structure With Airgap
App 20190139819 - JAFFE; Mark D. ;   et al.
2019-05-09
Hybrid Cascode Constructions With Multiple Transistor Types
App 20190081597 - Jain; Vibhor ;   et al.
2019-03-14
Air gap over transistor gate and related method
Grant 10,211,146 - He , et al. Feb
2019-02-19
Semiconductor structure with airgap
Grant 10,211,087 - Jaffe , et al. Feb
2019-02-19
Cascode Heterojunction Bipolar Transistors
App 20190035919 - Jain; Vibhor ;   et al.
2019-01-31
Air gap over transistor gate and related method
Grant 10,157,777 - He , et al. Dec
2018-12-18
Self-aligned bipolar junction transistors with a base grown in a dielectric cavity
Grant 10,134,880 - Jain , et al. November 20, 2
2018-11-20
Field-effect Transistors With A Body Pedestal
App 20180323066 - Abou-Khalil; Michel J. ;   et al.
2018-11-08
Self-aligned Bipolar Junction Transistors With A Base Grown In A Dielectric Cavity
App 20180286968 - Jain; Vibhor ;   et al.
2018-10-04
Field-effect Transistors With A T-shaped Gate Electrode
App 20180269295 - Shank; Steven M. ;   et al.
2018-09-20
Semiconductor structure with airgap
Grant 9,917,005 - Jaffe , et al. March 13, 2
2018-03-13
Semiconductor Structure With Airgap
App 20180068887 - Jaffe; Mark D. ;   et al.
2018-03-08
Field effect transistor and method of manufacture
Grant 9,847,415 - Botula , et al. December 19, 2
2017-12-19
Air Gap Over Transistor Gate And Related Method
App 20170330832 - He; Zhong-Xiang ;   et al.
2017-11-16
Air Gap Over Transistor Gate And Related Method
App 20170330790 - He; Zhong-Xiang ;   et al.
2017-11-16
Compact Device Structures For A Bipolar Junction Transistor
App 20170278955 - Jain; Vibhor ;   et al.
2017-09-28
On chip antenna with opening
Grant 9,728,838 - Ding , et al. August 8, 2
2017-08-08
Bipolar junction transistors with double-tapered emitter fingers
Grant 9,728,603 - Ding , et al. August 8, 2
2017-08-08
Semiconductor Structure With Airgap
App 20170170056 - JAFFE; Mark D. ;   et al.
2017-06-15
Semiconductor structure with airgap
Grant 9,666,475 - Jaffe , et al. May 30, 2
2017-05-30
Semiconductor structure with airgap
Grant 9,633,894 - Jaffe , et al. April 25, 2
2017-04-25
Self-aligned emitter-base bipolar junction transistor with reduced base resistance and base-collector capacitance
Grant 9,570,564 - Alperstein , et al. February 14, 2
2017-02-14
Silicon-on-insulator heat sink
Grant 9,530,711 - Botula , et al. December 27, 2
2016-12-27
Chip Packages With Reduced Temperature Variation
App 20160372396 - Ding; Hanyi ;   et al.
2016-12-22
Bipolar Junction Transistors With Double-tapered Emitter Fingers
App 20160372548 - Ding; Hanyi ;   et al.
2016-12-22
Tunable scaling of current gain in bipolar junction transistors
Grant 9,496,250 - Jain , et al. November 15, 2
2016-11-15
On Chip Antenna With Opening
App 20160308270 - Ding; Hanyi ;   et al.
2016-10-20
Semiconductor Structure With Airgap
App 20160211167 - JAFFE; Mark D. ;   et al.
2016-07-21
Silicon waveguide on bulk silicon substrate and methods of forming
Grant 9,385,022 - Jaffe , et al. July 5, 2
2016-07-05
Tunable Scaling Of Current Gain In Bipolar Junction Transistors
App 20160163685 - Jain; Vibhor ;   et al.
2016-06-09
Semiconductor structure with airgap
Grant 9,349,793 - Jaffe , et al. May 24, 2
2016-05-24
Semiconductor Structure With Airgap
App 20160093523 - JAFFE; Mark D. ;   et al.
2016-03-31
Semiconductor Structure With Airgap
App 20160071925 - JAFFE; Mark D. ;   et al.
2016-03-10
Self-aligned Emitter-base Bipolar Junction Transistor With Reduced Base Resistance And Base-collector Capacitance
App 20160043203 - Alperstein; Deborah A. ;   et al.
2016-02-11
Forming structures on resistive substrates
Grant 9,257,324 - Botula , et al. February 9, 2
2016-02-09
Bipolar junction transistors with self-aligned terminals
Grant 9,231,087 - Benoit , et al. January 5, 2
2016-01-05
Thin body switch transistor
Grant 9,214,561 - Abou-Khalil , et al. December 15, 2
2015-12-15
Silicon Waveguide On Bulk Silicon Substrate And Methods Of Forming
App 20150340273 - Jaffe; Mark D. ;   et al.
2015-11-26
Method, structure, and design structure for a through-silicon-via Wilkinson power divider
Grant 9,171,121 - Ding , et al. October 27, 2
2015-10-27
High linearity SOI wafer for low-distortion circuit applications
Grant 9,165,819 - Botula , et al. October 20, 2
2015-10-20
Silicon-on-insulator Heat Sink
App 20150255363 - Botula; Alan B. ;   et al.
2015-09-10
Bipolar Junction Transistors With Self-aligned Terminals
App 20150214344 - Benoit; John J. ;   et al.
2015-07-30
Scaling of bipolar transistors
Grant 9,076,810 - Joseph , et al. July 7, 2
2015-07-07
Non-linear kerf monitor and design structure thereof
Grant 9,070,651 - Botula , et al. June 30, 2
2015-06-30
Silicon-on-insulator heat sink
Grant 9,059,269 - Botula , et al. June 16, 2
2015-06-16
Bipolar junction transistors with self-aligned terminals
Grant 9,059,196 - Benoit , et al. June 16, 2
2015-06-16
Bipolar Junction Transistors With Self-aligned Terminals
App 20150123245 - Benoit; John J. ;   et al.
2015-05-07
High Linearity Soi Wafer For Low-distortion Circuit Applications
App 20150072504 - Botula; Alan B. ;   et al.
2015-03-12
High resistivity silicon-on-insulator substrate and method of forming
Grant 8,963,293 - Botula , et al. February 24, 2
2015-02-24
Field Effect Transistor And Method Of Manufacture
App 20150041896 - BOTULA; Alan B. ;   et al.
2015-02-12
High linearity SOI wafer for low-distortion circuit applications
Grant 8,951,896 - Botula , et al. February 10, 2
2015-02-10
Scaling Of Bipolar Transistors
App 20150024570 - Joseph; Alvin J. ;   et al.
2015-01-22
High Linearity Soi Wafer For Low-distortion Circuit Applications
App 20150004778 - BOTULA; ALAN B. ;   et al.
2015-01-01
Thin Body Switch Transistor
App 20150001622 - Abou-Khalil; Michel J. ;   et al.
2015-01-01
Field effect transistor and method of manufacture
Grant 08921190 -
2014-12-30
Field effect transistor and method of manufacture
Grant 8,921,190 - Botula , et al. December 30, 2
2014-12-30
SOI radio frequency switch with enhanced signal fidelity and electrical isolation
Grant 8,916,467 - Botula , et al. December 23, 2
2014-12-23
Inductors and wiring structures fabricated with limited wiring material
Grant 8,900,964 - Ding , et al. December 2, 2
2014-12-02
Lateral extended drain metal oxide semiconductor field effect transistor (LEDMOSFET) having a high drain-to-body breakdown voltage (Vb), a method of forming an LEDMOSFET, and a silicon-controlled rectifier (SCR) incorporating a complementary pair of LEDMOSFETs
Grant 8,901,676 - Abou-Khalil , et al. December 2, 2
2014-12-02
SOI radio frequency switch with enhanced electrical isolation
Grant 8,866,226 - Botula , et al. October 21, 2
2014-10-21
Compensation For A Charge In A Silicon Substrate
App 20140306325 - Botula; Alan B. ;   et al.
2014-10-16
Silicon germanium (SiGe) heterojunction bipolar transistor (HBT)
Grant 8,853,043 - Hodge , et al. October 7, 2
2014-10-07
Compensation for a charge in a silicon substrate
Grant 8,828,746 - Botula , et al. September 9, 2
2014-09-09
Forming Structures On Resistive Substrates
App 20140213036 - Botula; Alan B. ;   et al.
2014-07-31
Silicon-on-insulator Heat Sink
App 20140191322 - BOTULA; Alan B. ;   et al.
2014-07-10
Through wafer vias and method of making same
Grant 8,748,308 - Ding , et al. June 10, 2
2014-06-10
High resistivity silicon-on-insulator substrate and method of forming
Grant 8,741,739 - Botula , et al. June 3, 2
2014-06-03
Forming structures on resistive substrates
Grant 8,735,986 - Botula , et al. May 27, 2
2014-05-27
Compensation For A Charge In A Silicon Substrate
App 20140131800 - Botula; Alan B. ;   et al.
2014-05-15
Low harmonic RF switch in SOI
Grant 8,722,508 - Botula , et al. May 13, 2
2014-05-13
High Resistivity Silicon-on-insulator Substrate And Method Of Forming
App 20140124902 - Botula; Alan B. ;   et al.
2014-05-08
Bipolar junction transistors with a link region connecting the intrinsic and extrinsic bases
Grant 8,716,837 - Camillo-Castillo , et al. May 6, 2
2014-05-06
Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure
Grant 8,709,903 - Botula , et al. April 29, 2
2014-04-29
Silicon-on-insulator (SOI) structure configured for reduced harmonics, design structure and method
Grant 8,698,244 - Botula , et al. April 15, 2
2014-04-15
Heterojunction bipolar transistors and methods of manufacture
Grant 8,692,288 - Dunn , et al. April 8, 2
2014-04-08
Low harmonic RF switch in SOI
Grant 8,674,472 - Botula , et al. March 18, 2
2014-03-18
Tunable semiconductor device
Grant 8,652,919 - Harame , et al. February 18, 2
2014-02-18
Heterojunction bipolar transistors and methods of manufacture
Grant 8,633,106 - Dunn , et al. January 21, 2
2014-01-21
Silicon-on-insulator (soi) Structure Configured For Reduced Harmonics And Method Of Forming The Structure
App 20140004687 - Botula; Alan B. ;   et al.
2014-01-02
Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure
Grant 8,564,067 - Botula , et al. October 22, 2
2013-10-22
Silicon-on-insulator substrate and method of forming
Grant 8,536,035 - Botula , et al. September 17, 2
2013-09-17
Bipolar junction transistors with a link region connecting the intrinsic and extrinsic bases
Grant 8,536,012 - Camillo-Castillo , et al. September 17, 2
2013-09-17
Low Harmonic Rf Switch In Soi
App 20130214384 - BOTULA; Alan B. ;   et al.
2013-08-22
Inductors And Wiring Structures Fabricated With Limited Wiring Material
App 20130200521 - Ding; Hanyi ;   et al.
2013-08-08
Silicon-on-insulator Substrate And Method Of Forming
App 20130196493 - Botula; Alan B. ;   et al.
2013-08-01
Through Wafer Vias And Method Of Making Same
App 20130189827 - Ding; Hanyi ;   et al.
2013-07-25
Passivated through wafer vias in low-doped semiconductor substrates
Grant 8,492,272 - Adkisson , et al. July 23, 2
2013-07-23
Lateral hyperabrupt junction varactor diode in an SOI substrate
Grant 8,492,843 - Johnson , et al. July 23, 2
2013-07-23
Method, apparatus, and design structure for silicon-on-insulator high-bandwidth circuitry with reduced charge layer
Grant 8,492,868 - Botula , et al. July 23, 2
2013-07-23
Lateral extended drain metal oxide semiconductor field effect transistor (LEDMOSFET) with tapered dielectric plates to achieve a high drain-to-body breakdown voltage, a method of forming the transistor and a program storage device for designing the transistor
Grant 8,482,067 - Abou-Khalil , et al. July 9, 2
2013-07-09
High Resistivity Silicon-on-insulator Substrate And Method Of Forming
App 20130168835 - Botula; Alan B. ;   et al.
2013-07-04
Silicon-on-insulator (soi) Structure Configured For Reduced Harmonics And Method Of Forming The Structure
App 20130161618 - Botula; Alan B. ;   et al.
2013-06-27
Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure
Grant 8,471,340 - Botula , et al. June 25, 2
2013-06-25
Method, Structure, And Design Structure For A Through-silicon-via Wilkinson Power Divider
App 20130159957 - DING; Hanyi ;   et al.
2013-06-20
Bipolar Junction Transistors With A Link Region Connecting The Intrinsic And Extrinsic Bases
App 20130147017 - Camillo-Castillo; Renata ;   et al.
2013-06-13
Forming Structures on Resistive Substrates
App 20130140668 - Botula; Alan B. ;   et al.
2013-06-06
Non-linear Kerf Monitor And Design Structure Thereof
App 20130141114 - BOTULA; Alan B. ;   et al.
2013-06-06
Tunable Semiconductor Device
App 20130130462 - Harame; David L. ;   et al.
2013-05-23
Method, structure, and design structure for a through-silicon-via Wilkinson power divider
Grant 8,436,446 - Ding , et al. May 7, 2
2013-05-07
Transistor structure with a sidewall-defined intrinsic base to extrinsic base link-up region and method of forming the structure
Grant 8,405,186 - Camillo-Castillo , et al. March 26, 2
2013-03-26
Passivated Through Wafer Vias In Low-doped Semiconductor Substrates
App 20130026646 - Adkisson; James W. ;   et al.
2013-01-31
Bipolar Junction Transistors With A Link Region Connecting The Intrinsic And Extrinsic Bases
App 20130009280 - Camillo-Castillo; Renata ;   et al.
2013-01-10
SILICON GERMANIUM (SiGe) HETEROJUNCTION BIPOLAR TRANSISTOR (HBT)
App 20130005108 - Hodge; Wade J. ;   et al.
2013-01-03
Lateral Extended Drain Metal Oxide Semiconductor Field Effect Transistor (ledmosfet) With Tapered Dielectric Plates To Achieve A High Drain-to-body Breakdown Voltage, A Method Of Forming The Transistor And A Program Storage Device For Designing The Transistor
App 20130001589 - Abou-Khalil; Michel J. ;   et al.
2013-01-03
Silicon germanium heterojunction bipolar transistor having interstitial trapping layer in base region
Grant 8,299,500 - Hodge , et al. October 30, 2
2012-10-30
Self-aligned Schottky diode
Grant 8,299,558 - Botula , et al. October 30, 2
2012-10-30
Lateral extended drain metal oxide semiconductor field effect transistor (LEDMOSFET) with tapered dielectric plates
Grant 8,299,547 - Abou-Khalil , et al. October 30, 2
2012-10-30
Heterojunction Bipolar Transistors And Methods Of Manufacture
App 20120261719 - DUNN; James S. ;   et al.
2012-10-18
Method, Structure, And Design Structure For A Through-silicon-via Wilkinson Power Divider
App 20120212303 - DING; Hanyi ;   et al.
2012-08-23
Lateral Hyperabrupt Junction Varactor Diode In An Soi Substrate
App 20120199907 - Johnson; Jeffrey B. ;   et al.
2012-08-09
Heterojunction bipolar transistors and methods of manufacture
Grant 8,237,191 - Dunn , et al. August 7, 2
2012-08-07
Heterojunction Bipolar Transistors And Methods Of Manufacture
App 20120190190 - DUNN; James S. ;   et al.
2012-07-26
Method, structure, and design structure for a through-silicon-via Wilkinson power divider
Grant 8,216,912 - Ding , et al. July 10, 2
2012-07-10
Lateral hyperabrupt junction varactor diode in an SOI substrate
Grant 8,216,890 - Johnson , et al. July 10, 2
2012-07-10
LATERAL EXTENDED DRAIN METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (LEDMOSFET) HAVING A HIGH DRAIN-TO-BODY BREAKDOWN VOLTAGE (Vb), A METHOD OF FORMING AN LEDMOSFET, AND A SILICON-CONTROLLED RECTIFIER (SCR) INCORPORATING A COMPLEMENTARY PAIR OF LEDMOSFETS
App 20120168817 - Abou-Khalil; Michel J. ;   et al.
2012-07-05
Lateral Extended Drain Metal Oxide Semiconductor Field Effect Transistor (ledmosfet) With Tapered Dielectric Plates To Achieve A High Drain-to-body Breakdown Voltage, A Method Of Forming The Transistor And A Program Storage Device For Designing The Transistor
App 20120168766 - Abou-Khalil; Michel J. ;   et al.
2012-07-05
Soi Radio Frequency Switch With Enhanced Electrical Isolation
App 20120104496 - Botula; Alan B. ;   et al.
2012-05-03
Silicon germanium heterostructure barrier varactor
Grant 8,163,612 - Dahlstrom , et al. April 24, 2
2012-04-24
SOI radio frequency switch with enhanced electrical isolation
Grant 8,133,774 - Botula , et al. March 13, 2
2012-03-13
Integrated circuit including FinFET RF switch angled relative to planar MOSFET and related design structure
Grant 8,125,007 - Anderson , et al. February 28, 2
2012-02-28
Low Harmonic Rf Switch In Soi
App 20120038024 - BOTULA; Alan B. ;   et al.
2012-02-16
Method, Apparatus, And Design Structure For Silicon-on-insulator High-bandwidth Circuitry With Reduced Charge Layer
App 20120025345 - BOTULA; ALAN B. ;   et al.
2012-02-02
Transistor Structure With A Sidewall-defined Intrinsic Base To Extrinsic Base Link-up Region And Method Of Forming The Structure
App 20110309471 - Camillo-Castillo; Renata ;   et al.
2011-12-22
Self-aligned Schottky Diode
App 20110284961 - Botula; Alan B. ;   et al.
2011-11-24
Semiconductor structure and method of manufacture
Grant 8,022,496 - Coolbaugh , et al. September 20, 2
2011-09-20
Soi Radio Frequency Switch With Enhanced Signal Fidelity And Electrical Isolation
App 20110221510 - Botula; Alan B. ;   et al.
2011-09-15
Self-aligned Schottky diode
Grant 8,008,142 - Botula , et al. August 30, 2
2011-08-30
SOI radio frequency switch with enhanced signal fidelity and electrical isolation
Grant 7,999,320 - Botula , et al. August 16, 2
2011-08-16
Methods of forming a hyper-abrupt P-N junction and design structures for an integrated circuit
Grant 7,989,302 - Johnson , et al. August 2, 2
2011-08-02
Silicon-on-insulator (soi) Structure Configured For Reduced Harmonics, Design Structure And Method
App 20110131542 - Botula; Alan B. ;   et al.
2011-06-02
Silicon-on-insulator (soi) Structure Configured For Reduced Harmonics And Method Of Forming The Structure
App 20110127529 - Botula; Alan B. ;   et al.
2011-06-02
Integrated Circuit Including Finfet Rf Switch Angled Relative To Planar Mosfet And Related Design Structure
App 20110121369 - Anderson; Brent A. ;   et al.
2011-05-26
Structure and method for performance improvement in vertical bipolar transistors
Grant 7,932,155 - Dunn , et al. April 26, 2
2011-04-26
High performance collector-up bipolar transistor
Grant 7,932,541 - Joseph , et al. April 26, 2
2011-04-26
Integrated circuit structure, design structure, and method having improved isolation and harmonics
Grant 7,927,963 - Brown , et al. April 19, 2
2011-04-19
Method, Structure, And Design Structure For A Through-silicon-via Wilkinson Power Divider
App 20110049676 - DING; Hanyi ;   et al.
2011-03-03
Structure for performance improvement in vertical bipolar transistors
Grant 7,898,061 - Dunn , et al. March 1, 2
2011-03-01
Heterojunction Bipolar Transistors and Methods of Manufacture
App 20110037096 - DUNN; James S. ;   et al.
2011-02-17
Soi Radio Frequency Switch With Enhanced Electrical Isolation
App 20100244934 - Botula; Alan B. ;   et al.
2010-09-30
Methods Of Forming A Hyper-abrupt P-n Junction And Design Structures For An Integrated Circuit
App 20100248432 - Johnson; Jeffrey B. ;   et al.
2010-09-30
Integrated circuit structure, design structure, and method having improved isolation and harmonics
Grant 7,804,151 - Brown , et al. September 28, 2
2010-09-28
Device structures with a hyper-abrupt P-N junction, methods of forming a hyper-abrupt P-N junction, and design structures for an integrated circuit
Grant 7,804,119 - Johnson , et al. September 28, 2
2010-09-28
Self-aligned Schottky Diode
App 20100230751 - Botula; Alan B. ;   et al.
2010-09-16
Lateral Hyperabrupt Junction Varactor Diode In An Soi Substrate
App 20100230753 - Johnson; Jeffrey B. ;   et al.
2010-09-16
Method to build self-aligned NPN in advanced BiCMOS technology
Grant 7,776,704 - Dunn , et al. August 17, 2
2010-08-17
Soi Radio Frequency Switch With Enhanced Signal Fidelity And Electrical Isolation
App 20100156526 - Botula; Alan B. ;   et al.
2010-06-24
BiCMOS devices with a self-aligned emitter and methods of fabricating such BiCMOS devices
Grant 7,709,338 - Liu , et al. May 4, 2
2010-05-04
Bipolar and CMOS integration with reduced contact height
Grant 7,701,015 - He , et al. April 20, 2
2010-04-20
Silicon Germanium Heterostructure Barrier Varactor
App 20100093148 - Dahlstrom; Erik M. ;   et al.
2010-04-15
Silicon germanium heterostructure barrier varactor
Grant 7,696,604 - Dahlstrom , et al. April 13, 2
2010-04-13
Integrated Circuit Structure, Design Structure, and Method Having Improved Isolation and Harmonics
App 20100035403 - Brown; Brennan J. ;   et al.
2010-02-11
Semiconductor ground shield
Grant 7,659,598 - Erturk , et al. February 9, 2
2010-02-09
Method of base formation in a BiCMOS process
Grant 7,625,792 - Geiss , et al. December 1, 2
2009-12-01
Field Effect Transistor And Method Of Manufacture
App 20090250772 - Botula; Alan B. ;   et al.
2009-10-08
Device Structures with a Hyper-Abrupt P-N Junction, Methods of Forming a Hyper-Abrupt P-N Junction, and Design Structures for an Integrated Circuit
App 20090250739 - Johnson; Jeffrey B. ;   et al.
2009-10-08
High Performance Collector-up Bipolar Transistor
App 20090179228 - Joseph; Alvin J. ;   et al.
2009-07-16
Semiconductor Ground Shield
App 20090146247 - Erturk; Mete ;   et al.
2009-06-11
Method of fabrication for SiGe heterojunction bipolar transistor (HBT)
Grant 7,538,004 - Geiss , et al. May 26, 2
2009-05-26
Silicon Germanium Heterostructure Barrier Varactor
App 20090101887 - Dahlstrom; Erik M. ;   et al.
2009-04-23
Semiconductor ground shield method
Grant 7,501,690 - Erturk , et al. March 10, 2
2009-03-10
Method of collector formation in BiCMOS technology
Grant 7,491,985 - Geiss , et al. February 17, 2
2009-02-17
Bipolar And Cmos Integration With Reduced Contact Height
App 20090039522 - He; Zhong-Xiang ;   et al.
2009-02-12
Bicmos Devices With A Self-aligned Emitter And Methods Of Fabricating Such Bicmos Devices
App 20090020851 - Liu; Qizhi ;   et al.
2009-01-22
Semiconductor Structure And Method Of Manufacture
App 20080124883 - COOLBAUGH; Douglas D. ;   et al.
2008-05-29
Sige Heterojunction Bipolar Transistor (hbt) And Method Of Fabrication
App 20080124882 - Geiss; Peter J. ;   et al.
2008-05-29
Semiconductor Structure And Method Of Manufacture
App 20080099787 - Coolbaugh; Douglas D. ;   et al.
2008-05-01
Semiconductor structure and method of manufacture
Grant 7,329,940 - Coolbaugh , et al. February 12, 2
2008-02-12
Structure And Method For Performance Improvement In Vertical Bipolar Transistors
App 20080014705 - DUNN; James S. ;   et al.
2008-01-17
SiGe heterojunction bipolar transistor (HBT)
Grant 7,317,215 - Geiss , et al. January 8, 2
2008-01-08
METHOD TO BUILD SELF-ALIGNED NPN IN ADVANCED BiCMOS TECHNOLOGY
App 20070264787 - Dunn; James S. ;   et al.
2007-11-15
Method of Base Formation in a Bicmos Process
App 20070207567 - Geiss; Peter J. ;   et al.
2007-09-06
Method to build self-aligned NPN in advanced BiCMOS technology
Grant 7,265,018 - Dunn , et al. September 4, 2
2007-09-04
Structure And Method For Performance Improvement In Vertical Bipolar Transistors
App 20070200201 - DUNN; James S. ;   et al.
2007-08-30
Structure and method for performance improvement in vertical bipolar transistors
Grant 7,262,484 - Dunn , et al. August 28, 2
2007-08-28
Bipolar transistor having raised extrinsic base with selectable self-alignment and methods of forming same
Grant 7,253,096 - Khater , et al. August 7, 2
2007-08-07
Semiconductor Structure And Method Of Manufacture
App 20070096257 - Coolbaugh; Douglas D. ;   et al.
2007-05-03
SILICON GERMANIUM (SiGe) HETEROJUNCTION BIPOLAR TRANSISTOR (HBT)
App 20070051980 - Hodge; Wade J. ;   et al.
2007-03-08
Ground Shield And Related Method
App 20060249850 - Erturk; Mete ;   et al.
2006-11-09
Structure And Method For Performance Improvement In Vertical Bipolar Transistors
App 20060249813 - Dunn; James S. ;   et al.
2006-11-09
Bipolar Transistor Structure With Self-aligned Raised Extrinsic Base And Methods
App 20060231924 - Adam; Thomas N. ;   et al.
2006-10-19
Bipolar transistor structure with self-aligned raised extrinsic base and methods
Grant 7,119,416 - Adam , et al. October 10, 2
2006-10-10
Reduced guard ring in schottky barrier diode structure
Grant 7,098,521 - Coolbaugh , et al. August 29, 2
2006-08-29
Method of collector formation in BiCMOS technology
App 20060124964 - Geiss; Peter J. ;   et al.
2006-06-15
Bipolar transistor structure with self-aligned raised extrinsic base and methods
Grant 7,037,798 - Adam , et al. May 2, 2
2006-05-02
Bipolar transistor having raised extrinsic base with selectable self-alignment and methods of forming same
App 20060081934 - Khater; Marwan H. ;   et al.
2006-04-20
Reduced Guard Ring In Schottky Barrier Diode Structure
App 20060071292 - Coolbaugh; Douglas D. ;   et al.
2006-04-06
METHOD TO BUILD SELF-ALIGNED NPN IN ADVANCED BiCMOS TECHNOLOGY
App 20060060886 - Dunn; James S. ;   et al.
2006-03-23
SiGe HETEROJUNCTION BIPOLAR TRANSISTOR (HBT) AND METHOD OF FABRICATION
App 20060060887 - Geiss; Peter J. ;   et al.
2006-03-23
Method of collector formation in BiCMOS technology
Grant 7,002,190 - Geiss , et al. February 21, 2
2006-02-21
Bipolar transistor having raised extrinsic base with selectable self-alignment and methods of forming same
Grant 7,002,221 - Khater , et al. February 21, 2
2006-02-21
Silicon dioxide removing method
Grant 6,967,167 - Geiss , et al. November 22, 2
2005-11-22
Bipolar Transistor Structure With Self-aligned Raised Extrinsic Base And Methods
App 20050151225 - Adam, Thomas N. ;   et al.
2005-07-14
Method of base formation in a BiCMOS process
Grant 6,911,681 - Geiss , et al. June 28, 2
2005-06-28
BICMOS technology on SIMOX wafers
Grant 6,888,221 - Joseph , et al. May 3, 2
2005-05-03
Silicon Dioxide Removing Method
App 20050070101 - Geiss, Peter J. ;   et al.
2005-03-31
Self-aligned raised extrinsic base bipolar transistor structure and method
Grant 6,869,852 - Joseph , et al. March 22, 2
2005-03-22
Bipolar Transistor Having Raised Extrinsic Base With Selectable Self-alignment And Methods Of Forming Same
App 20050048735 - Khater, Marwan H. ;   et al.
2005-03-03
Bicmos Technology On Soi Substrates
App 20040222436 - Joseph, Alvin J. ;   et al.
2004-11-11
Optimized blocking impurity placement for SiGe HBTs
App 20040140481 - Jagannathan, Basanth ;   et al.
2004-07-22
Multiple chip guard rings for integrated circuit and chip guard ring interconnect
Grant 6,744,112 - Johnson , et al. June 1, 2
2004-06-01
Optimized blocking impurity placement for SiGe HBTs
Grant 6,744,079 - Jagannathan , et al. June 1, 2
2004-06-01
Multiple Chip Guard Rings For Integrated Circuit And Chip Guard Ring Interconnect
App 20040061183 - Johnson, Jeffrey B. ;   et al.
2004-04-01
Optimized blocking impurity placement for SiGe HBTs
App 20030170960 - Jagannathan, Basanth ;   et al.
2003-09-11
Process for making a high voltage NPN Bipolar device with improved AC performance
App 20020177253 - Johnson, Jeffrey B. ;   et al.
2002-11-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed