Jordan; Stephen D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jordan; Stephen D..The latest application filed is for "mapping logic for controlling loading of the select ram of an error data crossbar multiplexer".

Company Profile

0.7.4

Jordan; Stephen D. - Ft. Collins CO
Jordan; Stephen D - Ft Collins CO
Jordan; Stephen D - Fort Collins CO
Jordan, Stephen D. - Fort Collins CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Mapping logic for controlling loading of the select ram of an error data crossbar multiplexer Grant 7,421,632 - Jordan , et al. September 2, 2	2008-09-02
Memory device fail summary data reduction for improved redundancy analysis Grant 7,339,844 - Krech, Jr. , et al. March 4, 2	2008-03-04
Mapping logic for controlling loading of the select ram of an error data crossbar multiplexer App 20070283197 - Jordan; Stephen D. ; et al.	2007-12-06
Memory device fail summary data reduction for improved redundancy analysis App 20070195618 - Krech; Alan S. JR. ; et al.	2007-08-23
Memory tester uses arbitrary dynamic mappings to serialize vectors into transmitted sub-vectors and de-serialize received sub-vectors into vectors Grant 7,076,714 - Cook, III , et al. July 11, 2	2006-07-11
Method and apparatus for no-latency conditional branching Grant 6,968,545 - Krech, Jr. , et al. November 22, 2	2005-11-22
Memory tester has memory sets configurable for use as error catch RAM, Tag RAM's, buffer memories and stimulus log RAM Grant 6,851,076 - Cook, III , et al. February 1, 2	2005-02-01
Memory tester uses arbitrary dynamic mappings to serialize vectors into transmitted sub-vectors and de-serialize received sub-vectors into vectors App 20040078740 - Cook, John H. III ; et al.	2004-04-22
Memory tester with enhanced post decode Grant 6,687,861 - Jordan , et al. February 3, 2	2004-02-03
Method and apparatus for executing a program using primary, secondary and tertiary memories Grant 6,598,112 - Jordan , et al. July 22, 2	2003-07-22
Algorithmically programmable memory tester with history FIFO's that aid in ERROR analysis and recovery App 20020162046 - Krech, Alan S. JR. ; et al.	2002-10-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.