Jordan; Paul J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jordan; Paul J..The latest application filed is for "load-monitor mwait".

Company Profile

1.42.25

Jordan; Paul J. - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Load-monitor mwait Grant 9,940,132 - Loewenstein , et al. April 10, 2	2018-04-10
Precise excecution of versioned store instructions Grant 9,672,298 - Radovic , et al. June 6, 2	2017-06-06
Mechanism for handling unfused multiply-accumulate accrued exception bits in a processor Grant 9,507,656 - Brooks , et al. November 29, 2	2016-11-29
Load-monitor Mwait App 20160098274 - Loewenstein; Paul N. ; et al.	2016-04-07
Precise Excecution Of Versioned Store Instructions App 20150317338 - Radovic; Zoran ; et al.	2015-11-05
Method and apparatus for using unused bits in a memory pointer Grant 8,732,430 - Radovic , et al. May 20, 2	2014-05-20
Load-monitor Mwait App 20140075163 - Loewenstein; Paul N. ; et al.	2014-03-13
Mitigation Of Thread Hogs On A Threaded Processor Using A General Load/store Timeout Counter App 20130297910 - Smolens; Jared C. ; et al.	2013-11-07
Processor and method providing instruction support for instructions that utilize multiple register windows Grant 8,555,038 - Olson , et al. October 8, 2	2013-10-08
Processor operating mode for mitigating dependency conditions between instructions having different operand sizes Grant 8,504,805 - Golla , et al. August 6, 2	2013-08-06
Register error correction of speculative data in an out-of-order processor Grant 8,468,425 - Jordan , et al. June 18, 2	2013-06-18
Processor and method for implementing instruction support for multiplication of large operands Grant 8,438,208 - Olson , et al. May 7, 2	2013-05-07
Dynamic tag allocation in a multithreaded out-of-order processor Grant 8,429,386 - Jordan , et al. April 23, 2	2013-04-23
System and method to invalidate obsolete address translations Grant 8,412,911 - Grohoski , et al. April 2, 2	2013-04-02
System and method to manage address translation requests Grant 8,301,865 - Grohoski , et al. October 30, 2	2012-10-30
Method And Apparatus For Using Unused Bits In A Memory Pointer App 20120246437 - Radovic; Zoran ; et al.	2012-09-27
APIC implementation for a highly-threaded x86 processor Grant 8,190,864 - Jordan , et al. May 29, 2	2012-05-29
Register Error Correction of Speculative Data in an Out-of-Order Processor App 20120060057 - Jordan; Paul J. ; et al.	2012-03-08
Branch misprediction recovery mechanism for microprocessors Grant 8,099,586 - Chou , et al. January 17, 2	2012-01-17
Register error correction of speculative data in an out-of-order processor Grant 8,078,942 - Jordan , et al. December 13, 2	2011-12-13
Processor And Method Providing Instruction Support For Instructions That Utilize Multiple Register Windows App 20110296142 - Olson; Christopher H. ; et al.	2011-12-01
Minimizing TLB comparison size Grant 7,937,556 - Jordan , et al. May 3, 2	2011-05-03
Dynamic Tag Allocation In A Multithreaded Out-of-order Processor App 20100333098 - Jordan; Paul J. ; et al.	2010-12-30
System and Method to Manage Address Translation Requests App 20100332787 - Grohoski; Gregory F. ; et al.	2010-12-30
System and Method to Invalidate Obsolete Address Translations App 20100332786 - Grohoski; Gregory F. ; et al.	2010-12-30
Delay slot handling in a processor Grant 7,861,063 - Golla , et al. December 28, 2	2010-12-28
Processor And Method For Implementing Instruction Support For Multiplication Of Large Operands App 20100325188 - Olson; Christopher H. ; et al.	2010-12-23
Processor Operating Mode For Mitigating Dependency Conditions App 20100274994 - Golla; Robert T. ; et al.	2010-10-28
Mechanism For Handling Unfused Multiply-accumulate Accrued Exception Bits In A Processor App 20100268920 - Brooks; Jeffrey S. ; et al.	2010-10-21
Method and apparatus for precisely identifying effective addresses associated with hardware events Grant 7,779,238 - Kosche , et al. August 17, 2	2010-08-17
Branch Misprediction Recovery Mechanism For Microprocessors App 20100169611 - Chou; Yuan C. ; et al.	2010-07-01
Performance instrumentation in a fine grain multithreaded multicore processor Grant 7,702,887 - Grohoski , et al. April 20, 2	2010-04-20
Single bit control of threads in a multithreaded multicore processor Grant 7,676,655 - Jordan March 9, 2	2010-03-09
Minimizing TLB Comparison Size App 20090327646 - Jordan; Paul J. ; et al.	2009-12-31
Optimizing hardware TLB reload performance in a highly-threaded processor with multiple page sizes Grant 7,543,132 - Grohoski , et al. June 2, 2	2009-06-02
Register Error Correction of Speculative Data in an Out-of-Order Processor App 20090063899 - Jordan; Paul J. ; et al.	2009-03-05
Real-time address trace generation Grant 7,454,666 - Jordan , et al. November 18, 2	2008-11-18
Multithreaded processor having a source processor core to subsequently delay continued processing of demap operation until responses are received from each of remaining processor cores Grant 7,454,590 - Jordan , et al. November 18, 2	2008-11-18
Multiple contexts for efficient use of translation lookaside buffer Grant 7,430,643 - Jordan , et al. September 30, 2	2008-09-30
Arbitration of window swap operations Grant 7,426,630 - Chong , et al. September 16, 2	2008-09-16
Methods and systems for efficiently integrating a cryptographic co-processor Grant 7,392,399 - Grohoski , et al. June 24, 2	2008-06-24
Hardware demapping of TLBs shared by multiple threads Grant 7,383,415 - Jordan , et al. June 3, 2	2008-06-03
Apparatus and method for floating-point exception prediction and recovery Grant 7,373,489 - Brooks , et al. May 13, 2	2008-05-13
Precise error handling in a fine grain multithreaded multicore processor Grant 7,370,243 - Grohoski , et al. May 6, 2	2008-05-06
TLB tag parity checking without CAM read Grant 7,366,829 - Luttrell , et al. April 29, 2	2008-04-29
Software accessible fast VA to PA translation Grant 7,350,053 - Sugumar , et al. March 25, 2	2008-03-25
Minimal address state in a fine grain multithreaded processor Grant 7,343,474 - Jordan , et al. March 11, 2	2008-03-11
Demapping TLBs across physical cores of a chip App 20070061548 - Jordan; Paul J. ; et al.	2007-03-15
Hardware demapping of TLBs shared by multiple threads App 20070061547 - Jordan; Paul J. ; et al.	2007-03-15
Method and apparatus for precisely identifying effective addresses associated with hardware events App 20070043531 - Kosche; Nicolai ; et al.	2007-02-22
Efficient implementation of timers in a multithreaded processor Grant 7,178,005 - Jordan , et al. February 13, 2	2007-02-13
Multiple contexts for efficient use of translation lookaside buffer App 20060161760 - Jordan; Paul J. ; et al.	2006-07-20
Single bit control of threads in a multithreaded multicore processor App 20060004988 - Jordan; Paul J.	2006-01-05
Method and system for triggering a debugging unit Grant 6,857,083 - Floyd , et al. February 15, 2	2005-02-15
Methods and systems for efficiently integrating a cryptographic co-processor App 20040225885 - Grohoski, Gregory F. ; et al.	2004-11-11
Soft error detection in high speed microprocessors Grant 6,785,847 - Jordan , et al. August 31, 2	2004-08-31
Method and system for triggering a debugging unit App 20020129309 - Floyd, Michael S. ; et al.	2002-09-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.