Jones; Oscar Frederick JR.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jones; Oscar Frederick JR..The latest application filed is for "static random access memory (sram) compatible, high availability memory array and method employing synchronous dynamic random access memory (dram) in conjunction with a data cache and separate read and write registers and tag blocks".

Company Profile

0.0.15

Jones; Oscar Frederick JR. - Colorado Springs CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Static random access memory (SRAM) compatible, high availability memory array and method employing synchronous dynamic random access memory (DRAM) in conjunction with a data cache and separate read and write registers and tag blocks App 20060190676 - Butler; Douglas Blaine ; et al.	2006-08-24
Static random access memory (SRAM) compatible, high availability memory array and method employing synchronous dynamic random access memory (DRAM) in conjunction with a single DRAM cache and tag App 20060190678 - Butler; Douglas Blaine ; et al.	2006-08-24
Cache and tag power-down function during low-power data retention standby mode technique for cached integrated circuit memory devices App 20060005053 - Jones; Oscar Frederick JR. ; et al.	2006-01-05
Dual access DRAM App 20050286291 - Parris, Michael C. ; et al.	2005-12-29
Low power sleep mode operation technique for dynamic random access memory (DRAM) devices and integrated circuit devices incorporating embedded DRAM App 20050286339 - Parris, Michael C. ; et al.	2005-12-29
Non-contiguous masked refresh for an integrated circuit memory App 20040184334 - Parris, Michael C. ; et al.	2004-09-23
Clock Controlled Power-down State App 20040150448 - Jones, Oscar Frederick JR.	2004-08-05
Simultaneous Function Dynamic Random Access Memory Device Technique App 20030198119 - Jones, Oscar Frederick JR. ; et al.	2003-10-23
Look-ahead Refresh For An Integrated Circuit Memory App 20030161207 - Jones, Oscar Frederick JR. ; et al.	2003-08-28
Refresh initiated precharge technique for dynamic random access memory arrays using look-ahead refresh App 20030151965 - Jones, Oscar Frederick JR.	2003-08-14
Time data compression technique for high speed integrated circuit memory devices App 20020178413 - Parris, Michael C. ; et al.	2002-11-28
System and method for high speed integrated circuit device testing utilizing a lower speed test environment App 20020135393 - Jones, Oscar Frederick JR. ; et al.	2002-09-26
Look-ahead, wrap-around first-in, first-out integrated (FIFO) circuit device architecture App 20020138685 - Jones, Oscar Frederick JR.	2002-09-26
Enhanced dram with embedded registers App 20020056020 - Sartore, Ronald H. ; et al.	2002-05-09
Test interface for verification of high speed embedded synchronous dynamic random access memory (SDRAM) circuitry App 20020042898 - Jones, Oscar Frederick JR. ; et al.	2002-04-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.