| Patent | Date |
|---|
System and method for achieving protected region within computer system
Grant 8,782,779 - Giles , et al. July 15, 2 | 2014-07-15 |
Memory controller
Grant 8,386,702 - Thayer , et al. February 26, 2 | 2013-02-26 |
Directory caches, and methods for operation thereof
Grant 7,624,234 - Handgen , et al. November 24, 2 | 2009-11-24 |
System and Method for Achieving Protected Region Within Computer System
App 20090083505 - Giles; Chris M. ; et al. | 2009-03-26 |
Method and apparatus for direct input and output in a virtual machine environment containing a guest operating system
Grant 7,451,249 - Cowan , et al. November 11, 2 | 2008-11-11 |
Directory caches, and methods for operation thereof
App 20080059710 - Handgen; Erin A. ; et al. | 2008-03-06 |
Array-based memory abstraction
App 20070261059 - Orth; Joseph F. ; et al. | 2007-11-08 |
Memory controller
App 20070101094 - Thayer; Larry J. ; et al. | 2007-05-03 |
Method and apparatus for direct input and output in a virtual machine environment
App 20060271752 - Cowan; Joe P. ; et al. | 2006-11-30 |
Memory controller driver circuitry having a multiplexing stage to provide data to at least N-1 of N data propagation circuits, and having output merging circuitry to alternately couple the N data propagation circuits to a data pad to generate either a 1x or Mx stream of data
Grant 7,103,790 - Rentschler , et al. September 5, 2 | 2006-09-05 |
Memory controller having receiver circuitry capable of alternately generating one or more data streams as data is received at a data pad, in response to counts of strobe edges received at a strobe pad
Grant 7,103,793 - Rentschler , et al. September 5, 2 | 2006-09-05 |
Memory controller receiver circuitry with tri-state noise immunity
Grant 6,889,335 - Hargis , et al. May 3, 2 | 2005-05-03 |
Memory controller with 1X/MX read capability
App 20040133757 - Rentschler, Eric M. ; et al. | 2004-07-08 |
Memory controller with 1x/Mx write capability
App 20040088512 - Rentschler, Eric M. ; et al. | 2004-05-06 |
Module array
Grant 6,715,014 - Johnson , et al. March 30, 2 | 2004-03-30 |
Memory controller with 1X/MX write capability
Grant 6,678,811 - Rentschler , et al. January 13, 2 | 2004-01-13 |
Memory controller with 1.times./M.times. read capability
Grant 6,633,965 - Rentschler , et al. October 14, 2 | 2003-10-14 |
Memory controller receiver circuitry with tri-state noise immunity
App 20020172079 - Hargis, Jeffrey G. ; et al. | 2002-11-21 |
Memory controller with 1X/MX write capability
App 20020147896 - Rentschler, Eric M. ; et al. | 2002-10-10 |
Memory controller with 1X/MX read capability
App 20020147892 - Rentschler, Eric M. ; et al. | 2002-10-10 |
Method and apparatus for generating and distributing clock signals with minimal skew
Grant 5,987,576 - Johnson , et al. November 16, 1 | 1999-11-16 |
Transistor switch used to isolate bus devices and/or translate bus voltage levels
Grant 5,870,573 - Johnson February 9, 1 | 1999-02-09 |
Enhanced peripheral component interconnect bus protocol
Grant 5,689,660 - Johnson , et al. November 18, 1 | 1997-11-18 |
Memory-resource-driven arbitration
Grant 5,287,477 - Johnson , et al. February 15, 1 | 1994-02-15 |
Use of output impedance control to eliminate mastership change-over delays in a data communication network
Grant 5,274,671 - Johnson December 28, 1 | 1993-12-28 |
Decreasing average time to access a computer bus by eliminating arbitration delay when the bus is idle
Grant 5,255,373 - Brockmann , et al. October 19, 1 | 1993-10-19 |
| 