loadpatents
Patent applications and USPTO patent grants for Johnson; Brian Matthew.The latest application filed is for "apparatus for configuring i/o signal levels of interfacing logic circuits".
Patent | Date |
---|---|
Apparatus for configuring I/O signal levels of interfacing logic circuits Grant 7,719,312 - Edwards , et al. May 18, 2 | 2010-05-18 |
Apparatus for configuring I/O signal levels of interfacing logic circuits App 20090267648 - Edwards; David Glen ;   et al. | 2009-10-29 |
Apparatus for configuring I/O signal levels of interfacing logic circuits Grant 7,589,560 - Edwards , et al. September 15, 2 | 2009-09-15 |
Method and system for performing system-level correction of memory errors Grant 7,533,303 - Zeighami , et al. May 12, 2 | 2009-05-12 |
Apparatus for configuring I/O signal levels of interfacing logic circuits App 20080094106 - Edwards; David Glen ;   et al. | 2008-04-24 |
Method and system for performing system-level correction of memory errors App 20060236162 - Zeighami; Roy Mehdi ;   et al. | 2006-10-19 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.