loadpatents
Patent applications and USPTO patent grants for Johguchi; Koh.The latest application filed is for "memory controller, data storage device and memory control method".
Patent | Date |
---|---|
Memory controller, data storage device and memory control method using data utilization ratio Grant 9,977,733 - Takeuchi , et al. May 22, 2 | 2018-05-22 |
Memory Controller, Data Storage Device And Memory Control Method App 20150006796 - Takeuchi; Ken ;   et al. | 2015-01-01 |
Multi-port integrated cache Grant 7,694,077 - Hironaka , et al. April 6, 2 | 2010-04-06 |
Multi-port Integrated Cache App 20080222360 - Hironaka; Tetsuo ;   et al. | 2008-09-11 |
Multi-port integrated cache Grant 7,360,024 - Hironaka , et al. April 15, 2 | 2008-04-15 |
Memory with synchronous bank architecture Grant 7,117,291 - Mattausch , et al. October 3, 2 | 2006-10-03 |
Memory with synchronous bank architecture App 20050125594 - Mattausch, Hans Jurgen ;   et al. | 2005-06-09 |
Multi-port integrated cache App 20040088489 - Hironaka, Tetsuo ;   et al. | 2004-05-06 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.