loadpatents
name:-0.011123895645142
name:-0.010836839675903
name:-0.0085608959197998
Johar; Kauser Yakub Patent Filings

Johar; Kauser Yakub

Patent Applications and Registrations

Patent applications and USPTO patent grants for Johar; Kauser Yakub.The latest application filed is for "programmable instruction buffering".

Company Profile
7.8.9
  • Johar; Kauser Yakub - Cambridge GB
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Error protection key generation method and system
Grant 11,360,850 - Riga , et al. June 14, 2
2022-06-14
Efficient memory utilisation in a processing cluster having a split mode and a lock mode
Grant 11,221,899 - Johar , et al. January 11, 2
2022-01-11
Programmable Instruction Buffering
App 20210089323 - BHARTIA; Jatin ;   et al.
2021-03-25
Efficient Memory Utilisation In A Processing Cluster Having A Split Mode And A Lock Mode
App 20210089381 - JOHAR; Kauser Yakub ;   et al.
2021-03-25
Data handling circuitry performing memory data handling function and test circuitry performing test operation during execution of memory data processing
Grant 10,896,111 - Bharmal , et al. January 19, 2
2021-01-19
Programmable instruction buffering of a burst of instructions including a pending data write to a given memory address and a subsequent data read of said given memory address
Grant 10,866,810 - Bhartia , et al. December 15, 2
2020-12-15
Circuitry And Method
App 20200201732 - BHARMAL; Mohammadi Shabbirhussain ;   et al.
2020-06-25
Instruction prefetch halting upon predecoding predetermined instruction types
Grant 10,620,953 - Johar , et al.
2020-04-14
Context sensitive barriers with an implicit access ordering constraint for a victim context
Grant 10,503,512 - Craske , et al. Dec
2019-12-10
Self-testing in a processor core
Grant 10,331,531 - Venu , et al.
2019-06-25
Programmable Instruction Buffering
App 20180357065 - BHARTIA; Jatin ;   et al.
2018-12-13
Apparatus and method for generating an error code for a block comprising a plurality of data bits and a plurality of address bits
Grant 10,084,478 - Johar September 25, 2
2018-09-25
Apparatus And Method For Generating An Error Code For A Block Comprising A Plurality Of Data Bits And A Plurality Of Address Bits
App 20170346504 - JOHAR; Kauser Yakub
2017-11-30
Self-testing In A Processor Core
App 20170293541 - VENU; Balaji ;   et al.
2017-10-12
Instruction Prefetching
App 20170286116 - JOHAR; Kauser Yakub ;   et al.
2017-10-05
Error Protection Key Generation Method And System
App 20160321137 - RIGA; Michele ;   et al.
2016-11-03
Context Sensitive Barriers In Data Processing
App 20160139922 - CRASKE; Simon John ;   et al.
2016-05-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed