loadpatents
name:-0.013914108276367
name:-0.014050006866455
name:-0.00053215026855469
Jin; Ho-Tae Patent Filings

Jin; Ho-Tae

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jin; Ho-Tae.The latest application filed is for "multi-chip package and method of manufacturing the same".

Company Profile
0.12.14
  • Jin; Ho-Tae - Cheonan-si KR
  • JIN; Ho-Tae - Chungcheongnam-do KR
  • Jin, Ho-tae - Cheonan-city KR
  • Jin; Ho-tae - Cheonan KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Multi-chip package and method of manufacturing the same
Grant 9,252,123 - Han , et al. February 2, 2
2016-02-02
Multi-chip Package And Method Of Manufacturing The Same
App 20150031149 - HAN; Won-Gil ;   et al.
2015-01-29
Package Substrate And Semiconductor Package Including The Same
App 20140191397 - KANG; Tae-Gyu ;   et al.
2014-07-10
Apparatus And Method For Reducing Residual Stress Of Semiconductor
App 20140193984 - PARK; Jae Dong ;   et al.
2014-07-10
Package substrate and semiconductor package including the same
Grant 8,698,311 - Kang , et al. April 15, 2
2014-04-15
Method for processing a substrate using a laser beam
Grant 8,466,074 - Cho , et al. June 18, 2
2013-06-18
Multi-chip Package And Method Of Manufacturing The Same
App 20130093080 - HAN; Won-Gil ;   et al.
2013-04-18
Package Substrate And Semiconductor Package Including The Same
App 20130069229 - KANG; Tae-Gyu ;   et al.
2013-03-21
Method For Processing A Substrate Using A Laser Beam
App 20110256736 - Cho; Sung-il ;   et al.
2011-10-20
Thin printed circuit board for manufacturing chip scale package
Grant 7,502,231 - Hwang , et al. March 10, 2
2009-03-10
In-line System And Method For Manufacturing A Semiconductor Package
App 20090028671 - Jin; Ho-Tae ;   et al.
2009-01-29
Semiconductor Package With Redistribution Layer Of Semiconductor Chip Directly Contacted With Substrate And Method Of Fabricating The Same
App 20080142945 - HA; Seung-Weon ;   et al.
2008-06-19
Thin Printed Circuit Board For Manufacturing Chip Scale Package
App 20080083561 - Hwang; Yi-Sung ;   et al.
2008-04-10
Thin printed circuit board for manufacturing chip scale package
Grant 7,323,642 - Hwang , et al. January 29, 2
2008-01-29
Thin printed circuit board for manufacturing chip scale package
App 20050011668 - Hwang, Yi-Sung ;   et al.
2005-01-20
Semiconductor package including a double-faced semiconductor chip having integrated circuitry on both sides thereof and a method of fabricating the semiconductor package
App 20040224439 - Jin, Ho-tae ;   et al.
2004-11-11
Semiconductor package including a double-faced semiconductor chip having integrated circuitry on both sides thereof and a method of fabricating the semiconductor package
Grant 6,787,393 - Jin , et al. September 7, 2
2004-09-07
Semiconductor package including a double-faced semiconductor chip having integrated circuitry on both sides thereof and a method of fabricating the semiconductor package
App 20030189250 - Jin, Ho-Tae ;   et al.
2003-10-09
Semiconductor die pickup method that prevents electrostatic discharge
Grant 6,386,432 - Jin , et al. May 14, 2
2002-05-14
Die collet for a semiconductor chip and apparatus for bonding semiconductor chip to a lead frame
Grant 6,321,971 - Jin , et al. November 27, 2
2001-11-27
Chip separation device and method
Grant 6,121,118 - Jin , et al. September 19, 2
2000-09-19
Semiconductor die bonding apparatus having multiple bonding system
Grant 5,979,739 - Jin , et al. November 9, 1
1999-11-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed