Jevtic, Dusan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jevtic, Dusan.The latest application filed is for "method for providing distributed material management and flow control in an integrated circuit factory".

Company Profile

0.8.5

Jevtic, Dusan - Santa Clara CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for providing distributed material management and flow control in an integrated circuit factory App 20050071043 - Jevtic, Dusan ; et al.	2005-03-31
Method for providing distributed material management and flow control in an integrated circuit factory Grant 6,845,294 - Jevtic , et al. January 18, 2	2005-01-18
Method for providing distributed material management and flow control in an integrated circuit factory App 20040107021 - Jevtic, Dusan ; et al.	2004-06-03
Method and apparatus for accessing a multiple chamber semiconductor wafer processing system Grant 6,684,123 - Jevtic , et al. January 27, 2	2004-01-27
Method and apparatus for managing scheduling in a multiple cluster tool Grant 6,519,498 - Jevtic , et al. February 11, 2	2003-02-11
Method and apparatus for accessing a multiple chamber semiconductor wafer processing system App 20030000468 - Jevtic, Dusan ; et al.	2003-01-02
Method and apparatus for providing distributed material management and flow control in an integrated circuit factory App 20020198623 - Jevtic, Dusan ; et al.	2002-12-26
Method and apparatus for handling deadlocks in multiple chamber cluster tools Grant 6,336,204 - Jevtic January 1, 2	2002-01-01
Method and apparatus for automatically generating schedules for wafer processing within a multichamber semiconductor wafer processing tool App 20010011198 - Jevtic, Dusan	2001-08-02
Method and apparatus for scheduling wafer processing within a multiple chamber semiconductor wafer processing tool having a multiple blade robot Grant 6,224,638 - Jevtic , et al. May 1, 2	2001-05-01
Method and apparatus for automatically generating schedules for wafer processing within a multichamber semiconductor wafer processing tool Grant 6,201,999 - Jevtic March 13, 2	2001-03-13
Method and apparatus for scheduling wafer processing within a multiple chamber semiconductor wafer processing tool having a multiple blade robot Grant 6,074,443 - Venkatesh , et al. June 13, 2	2000-06-13
Method and apparatus for priority based scheduling of wafer processing within a multiple chamber semiconductor wafer processing tool Grant 5,928,389 - Jevtic July 27, 1	1999-07-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.