Jennings; John K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jennings; John K..The latest application filed is for "root monitoring on an fpga using satellite adcs".

Company Profile

10.31.12

Jennings; John K. - Dublin IE
Jennings; John K. - Glenageary IE
Jennings; John K. - Gleanageary IE
Jennings; John K. - County Dublin IE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Time-multiplexed distribution of analog signals Grant 11,271,581 - Jennings , et al. March 8, 2	2022-03-08
Device monitoring using satellite ADCS having local voltage reference Grant 11,199,581 - Jennings December 14, 2	2021-12-14
Bias current variation correction for complementary metal-oxide-semiconductor (CMOS) temperature sensor Grant 11,181,426 - Cullen , et al. November 23, 2	2021-11-23
Electro-static discharge (ESD) damage self-test Grant 11,177,654 - Jennings , et al. November 16, 2	2021-11-16
Thermal load balancing of programmable devices Grant 11,012,072 - Jennings , et al. May 18, 2	2021-05-18
Root Monitoring On An Fpga Using Satellite Adcs App 20210011172 - Farley; Brendan ; et al.	2021-01-14
Capacitor-enhanced comparator for switched-capacitor (SC) circuits with reduced kickback Grant 10,756,748 - Khatavkar , et al. A	2020-08-25
Device monitoring using satellite ADCs having local capacitors Grant 10,705,144 - Jennings	2020-07-07
Method of increased supply rejection on single-ended complementary metal-oxide-semiconductor (CMOS) switches Grant 10,608,630 - Cical , et al.	2020-03-31
Device monitoring using satellite ADCs having local voltage reference Grant 10,598,729 - Jennings	2020-03-24
Dynamic element matching in an integrated circuit Grant 10,545,053 - Kamath , et al. Ja	2020-01-28
In-die transistor characterization in an IC Grant 10,379,155 - Yeh , et al. A	2019-08-13
Programmable Temperature Coefficient Analog Second-order Curvature Compensated Voltage Reference App 20190172504 - Kamath; Umanath R. ; et al.	2019-06-06
Programmable temperature coefficient analog second-order curvature compensated voltage reference Grant 10,290,330 - Kamath , et al.	2019-05-14
Configurable single event latch-up (SEL) and electrical overvoltage stress (EOS) detection circuit Grant 10,289,178 - Lynam , et al.	2019-05-14
Self-biased operational transconductance amplifier-based reference circuit Grant 10,243,526 - Cical , et al.	2019-03-26
Analog switch having reduced gate-induced drain leakage Grant 10,236,873 - Cical , et al.	2019-03-19
Circuit for and method of implementing a multifunction output generator Grant 10,224,884 - Kamath , et al.	2019-03-05
Dynamic Element Matching In An Integrated Circuit App 20180356294 - Kamath; Umanath R. ; et al.	2018-12-13
Trim techniques for voltage reference circuits Grant 10,120,399 - Kamath , et al. November 6, 2	2018-11-06
Area-efficient high-accuracy bandgap voltage reference circuit Grant 10,054,968 - Kamath , et al. August 21, 2	2018-08-21
Circuit For And Method Of Implementing A Multifunction Output Generator App 20180226929 - Kamath; Umanath R. ; et al.	2018-08-09
Area-efficient High-accuracy Bandgap Voltage Reference Circuit App 20180074533 - Kamath; Umanath R. ; et al.	2018-03-15
Mitigation of single event latchup Grant 9,793,899 - Maillard , et al. October 17, 2	2017-10-17
On chip detection of electrical overstress events Grant 9,575,111 - Karp , et al. February 21, 2	2017-02-21
Relaxation oscillator Grant 9,503,058 - Cical , et al. November 22, 2	2016-11-22
Analog Switch Having Reduced Gate-induced Drain Leakage App 20160277019 - Cical; Ionut C. ; et al.	2016-09-22
In-die Transistor Characterization In An Ic App 20160097805 - Yeh; Ping-Chin ; et al.	2016-04-07
Switch supporting voltages greater than supply Grant 9,245,886 - Jennings , et al. January 26, 2	2016-01-26
Circuits for and methods of implementing a charge/discharge switch in an integrated circuit Grant 9,184,623 - Cical , et al. November 10, 2	2015-11-10
Switch Supporting Voltages Greater Than Supply App 20150014779 - Jennings; John K. ; et al.	2015-01-15
Bimodal digital-to-analog conversion Grant 8,922,412 - Gorman , et al. December 30, 2	2014-12-30
Reducing the effect of parasitic mismatch at amplifier inputs Grant 8,902,004 - Quinn , et al. December 2, 2	2014-12-02
Reducing The Effect Of Parasitic Mismatch At Amplifier Inputs App 20140085003 - Quinn; Patrick J. ; et al.	2014-03-27
Analog-to-digital converter (ADC) having a folding stage and multiple ADC stages Grant 8,207,882 - Jennings June 26, 2	2012-06-26
Pass gate with improved latchup immunity Grant 7,812,642 - Jennings , et al. October 12, 2	2010-10-12
Interpolation of signals from a delay line Grant 7,412,477 - Jennings August 12, 2	2008-08-12
System monitor in a programmable logic device Grant 7,235,999 - Goetting , et al. June 26, 2	2007-06-26
System monitor in a programmable logic device Grant 7,230,445 - Goetting , et al. June 12, 2	2007-06-12
System Monitor In A Programmable Logic Device App 20070115024 - Goetting; F. Erich ; et al.	2007-05-24
System monitor in a programmable logic device App 20070040717 - Goetting; F. Erich ; et al.	2007-02-22
System monitor in a programmable logic device Grant 7,138,820 - Goetting , et al. November 21, 2	2006-11-21
System monitor in a programmable logic device App 20050242836 - Goetting, F. Erich ; et al.	2005-11-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.