loadpatents
name:-0.028357028961182
name:-0.039473056793213
name:-0.0052459239959717
Jenne; Fredrick B. Patent Filings

Jenne; Fredrick B.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jenne; Fredrick B..The latest application filed is for "sonos stack with split nitride memory layer".

Company Profile
5.41.25
  • Jenne; Fredrick B. - Mountain House CA
  • Jenne; Fredrick B. - Sunnyvale CA US
  • Jenne; Fredrick B. - Los Gatos CA US
  • Jenne; Fredrick B. - Huntington Beach CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Sonos Stack With Split Nitride Memory Layer
App 20220173216 - Jenne; Fredrick B. ;   et al.
2022-06-02
Sonos stack with split nitride memory layer
Grant 11,257,912 - Jenne , et al. February 22, 2
2022-02-22
Method Of Ono Integration Into Logic Cmos Flow
App 20210188629 - Ramkumar; Krishnaswamy ;   et al.
2021-06-24
Sonos Ono Stack Scaling
App 20210104402 - Jenne; Fredrick B. ;   et al.
2021-04-08
Sonos Stack With Split Nitride Memory Layer
App 20210074822 - Jenne; Fredrick B. ;   et al.
2021-03-11
SONOS stack with split nitride memory layer
Grant 10,790,364 - Jenne , et al. September 29, 2
2020-09-29
Method of ONO integration into logic CMOS flow
Grant 10,700,083 - Ramkumar , et al.
2020-06-30
SONOS Stack With Split Nitride Memory Layer
App 20190198329 - Jenne; Fredrick B. ;   et al.
2019-06-27
SONOS stack with split nitride memory layer
Grant 10,199,229 - Jenne , et al. Fe
2019-02-05
Sonos Ono Stack Scaling
App 20180351003 - Jenne; Fredrick B. ;   et al.
2018-12-06
Memory architecture having two independently controlled voltage pumps
Grant 10,032,517 - Hirose , et al. July 24, 2
2018-07-24
Memory Architecture Having Two Independently Controlled Voltage Pumps
App 20180166140 - Hirose; Ryan Tasuo ;   et al.
2018-06-14
SONOS ONO stack scaling
Grant 9,997,641 - Jenne , et al. June 12, 2
2018-06-12
SONOS Stack With Split Nitride Memory Layer
App 20180053657 - Jenne; Fredrick B. ;   et al.
2018-02-22
Memory architecture having two independently controlled voltage pumps
Grant 9,899,089 - Hirose , et al. February 20, 2
2018-02-20
SONOS stack with split nitride memory layer
Grant 9,793,125 - Jenne , et al. October 17, 2
2017-10-17
Sonos Ono Stack Scaling
App 20160300959 - Jenne; Fredrick B. ;   et al.
2016-10-13
Oxide-nitride-oxide stack having multiple oxynitride layers
Grant 9,355,849 - Levy , et al. May 31, 2
2016-05-31
SONOS Stack With Split Nitride Memory Layer
App 20160141180 - Jenne; Fredrick B. ;   et al.
2016-05-19
Memory Architecture Having Two Independently Controlled Voltage Pumps
App 20160005475 - Hirose; Ryan Tasuo ;   et al.
2016-01-07
SONOS stack with split nitride memory layer
Grant 9,105,512 - Jenne , et al. August 11, 2
2015-08-11
Simultaneously forming a dielectric layer in MOS and ONO device regions
Grant 9,023,707 - Ramkumar , et al. May 5, 2
2015-05-05
Deuterated film encapsulation of nonvolatile charge trap memory device
Grant 8,993,400 - Ramkumar , et al. March 31, 2
2015-03-31
SONOS Stack With Split Nitride Memory Layer
App 20140374813 - Jenne; Fredrick B. ;   et al.
2014-12-25
Integration of non-volatile charge trap memory devices and logic CMOS devices
Grant 8,679,927 - Ramkumar , et al. March 25, 2
2014-03-25
Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region
Grant 8,680,601 - Levy , et al. March 25, 2
2014-03-25
Method and apparatus for extending the lifetime of a non-volatile trapped-charge memory
Grant 8,670,278 - Jenne , et al. March 11, 2
2014-03-11
Nitridation oxidation of tunneling layer for improved SONOS speed and retention
Grant 8,637,921 - Levy , et al. January 28, 2
2014-01-28
SONOS ONO stack scaling
Grant 8,614,124 - Jenne , et al. December 24, 2
2013-12-24
Deuterated film encapsulation of nonvolatile charge trap memory device
Grant 8,536,640 - Ramkumar , et al. September 17, 2
2013-09-17
Photodiode having a buried well region
Grant 8,513,753 - Jenne August 20, 2
2013-08-20
Integration of non-volatile charge trap memory devices and logic CMOS devices
Grant 8,093,128 - Koutny, Jr. , et al. January 10, 2
2012-01-10
Method of ONO integration into MOS flow
Grant 8,071,453 - Ramkumar , et al. December 6, 2
2011-12-06
Method and apparatus for programming memory cell array
Grant 8,045,373 - Jenne , et al. October 25, 2
2011-10-25
Method and apparatus for reduction of bit-line disturb and soft-erase in a trapped-charge memory
Grant 7,903,458 - Jenne March 8, 2
2011-03-08
Three cycle memory programming
Grant 7,859,904 - Jenne , et al. December 28, 2
2010-12-28
Method and apparatus for reduction of bit-line disturb and soft-erase in a trapped-charge memory
Grant 7,706,180 - Jenne April 27, 2
2010-04-27
Method And Apparatus For Programming Memory Cell Array
App 20090086538 - Jenne; Fredrick B. ;   et al.
2009-04-02
Method and apparatus for reduction of bit-line disturb and soft-erase in a trapped-charge memory
App 20090080246 - Jenne; Fredrick B.
2009-03-26
Nitridation oxidation of tunneling layer for improved SONOS speed and retention
App 20090032863 - Levy; Sagy ;   et al.
2009-02-05
Deuterated film encapsulation of nonvolatile charge trap memory device
App 20090020831 - Ramkumar; Krishnaswamy ;   et al.
2009-01-22
Integration Of Non-volatile Charge Trap Memory Devices And Logic Cmos Devices
App 20080296664 - Ramkumar; Krishnaswamy ;   et al.
2008-12-04
SONOS ONO stack scaling
App 20080290400 - Jenne; Fredrick B. ;   et al.
2008-11-27
Three cycle SONOS programming
App 20080291732 - Jenne; Fredrick B.
2008-11-27
Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region
App 20080290399 - Levy; Sagy ;   et al.
2008-11-27
Integration Of Non-volatile Charge Trap Memory Devices And Logic Cmos Devices
App 20080293207 - Koutny, JR.; William W.C. ;   et al.
2008-11-27
Magnetic memory array architecture
Grant 7,283,384 - Jenne , et al. October 16, 2
2007-10-16
Antifuse capacitor for configuring integrated circuits
Grant 7,277,347 - Jenne October 2, 2
2007-10-02
Antifuse circuit with current regulator for controlling programming current
Grant 7,253,496 - Jenne , et al. August 7, 2
2007-08-07
Antifuse circuit with dynamic current limiter
Grant 7,206,247 - Jenne April 17, 2
2007-04-17
Antifuse capacitor for configuring integrated circuits
App 20070008800 - Jenne; Fredrick B.
2007-01-11
Antifuse circuit with current regulator for controlling programming current
App 20060291267 - Jenne; Fredrick B. ;   et al.
2006-12-28
Antifuse circuit with dynamic current limiter
App 20060291316 - Jenne; Fredrick B.
2006-12-28
Latch circuit and method for writing and reading volatile and non-volatile data to and from the latch
Grant 7,149,114 - Taheri , et al. December 12, 2
2006-12-12
Latch circuit and method for writing and reading volatile and non-volatile data to and from the latch
App 20050207223 - Taheri, Babak A. ;   et al.
2005-09-22
Non-volatile random access memory and methods for making and configuring same
Grant 5,914,895 - Jenne June 22, 1
1999-06-22
Epitaxial method of fabricating single IGFET memory cell with buried storage element
Grant 4,105,475 - Jenne August 8, 1
1978-08-08
Photon To Digital Converter Using Photon Flux Integration
Grant 3,721,963 - Jenne March 20, 1
1973-03-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed