Jeddeloh; Joseph

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jeddeloh; Joseph.The latest application filed is for "apparatus and methods for a physical layout of simultaneously sub-accessible memory modules".

Company Profile

0.42.23

Jeddeloh; Joseph - Shoreview MN
Jeddeloh; Joseph - Minneapolis MN US
Jeddeloh; Joseph - Boulevard MN
Jeddeloh; Joseph - NE. Blaine MN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules Grant 9,019,779 - Lee , et al. April 28, 2	2015-04-28
Buffer control system and method for a memory system having outstanding read and write request buffers Grant 8,788,765 - Jeddeloh July 22, 2	2014-07-22
Apparatus And Methods For A Physical Layout Of Simultaneously Sub-accessible Memory Modules App 20140029325 - Lee; Terry R. ; et al.	2014-01-30
Method of implementing an accelerated graphics port for a multiple memory controller computer system Grant 8,564,602 - Jeddeloh October 22, 2	2013-10-22
Memory hub and access method having internal prefetch buffers Grant 8,127,081 - Lee , et al. February 28, 2	2012-02-28
Method Of Implementing An Accelerated Graphics Port For A Multiple Memory Controller Computer System App 20110032261 - Jeddeloh; Joseph	2011-02-10
Method of implementing an accelerated graphics port for a multiple memory controller computer system Grant 7,777,752 - Jeddeloh August 17, 2	2010-08-17
Memory Hub And Access Method Having Internal Prefetch Buffers App 20090187714 - Lee; Terry R. ; et al.	2009-07-23
Memory hub and access method having internal prefetch buffers Grant 7,260,685 - Lee , et al. August 21, 2	2007-08-21
Embedded dram cache memory and method having reduced latency App 20070168616 - Jeddeloh; Joseph	2007-07-19
Embedded DRAM cache memory and method having reduced latency Grant 7,188,217 - Jeddeloh March 6, 2	2007-03-06
Memory hub and access method having internal prefetch buffers App 20060288172 - Lee; Terry R. ; et al.	2006-12-21
Accelerated graphics port for a multiple memory controller computer system Grant 7,071,946 - Jeddeloh July 4, 2	2006-07-04
Calibration of memory circuits Grant 7,058,533 - Jeddeloh June 6, 2	2006-06-06
Processing memory requests in a pipelined memory controller Grant 7,017,022 - Jeddeloh March 21, 2	2006-03-21
Method of implementing an accelerated graphics port for a multiple memory controller computer system App 20050264575 - Jeddeloh, Joseph	2005-12-01
Method of implementing an accelerated graphics/port for a multiple memory controller computer system Grant 6,947,050 - Jeddeloh September 20, 2	2005-09-20
System and method for caching data based on identity of requestor Grant 6,934,813 - Jeddeloh August 23, 2	2005-08-23
Calibration of memory circuits App 20050119849 - Jeddeloh, Joseph	2005-06-02
Embedded DRAM cache memory and method having reduced latency App 20050033921 - Jeddeloh, Joseph	2005-02-10
Calibration of memory circuits Grant 6,853,938 - Jeddeloh February 8, 2	2005-02-08
Method of implementing an accelerated graphics/port for a multiple memory controller computer system App 20050001847 - Jeddeloh, Joseph	2005-01-06
Memory hub and access method having internal prefetch buffers App 20040260909 - Lee, Terry R. ; et al.	2004-12-23
System and method of processing memory requests in a pipelined memory controller App 20040199739 - Jeddeloh, Joseph	2004-10-07
System and method for controlling multi-bank embedded DRAM Grant 6,789,155 - Jeddeloh September 7, 2	2004-09-07
Embedded DRAM cache memory and method having reduced latency Grant 6,789,169 - Jeddeloh September 7, 2	2004-09-07
Accelerated graphics port for a multiple memory controller computer system App 20040160448 - Jeddeloh, Joseph	2004-08-19
Pipelined memory controller Grant 6,745,309 - Jeddeloh June 1, 2	2004-06-01
Method of implementing an accelerated graphics port for a multiple memory controller computer system Grant 6,741,254 - Jeddeloh May 25, 2	2004-05-25
Accelerated graphics port for a multiple memory controller computer system Grant 6,717,582 - Jeddeloh April 6, 2	2004-04-06
Pipelined memory controller App 20030208666 - Jeddeloh, Joseph	2003-11-06
System and method for caching data based on identity of requestor Grant 6,636,946 - Jeddeloh October 21, 2	2003-10-21
Calibration of memory circuits App 20030195714 - Jeddeloh, Joseph	2003-10-16
System and method of processing memory requests in a pipelined memory controller Grant 6,622,228 - Jeddeloh September 16, 2	2003-09-16
Pipelined memory controller Grant 6,604,180 - Jeddeloh August 5, 2	2003-08-05
Embedded DRAM cache memory and method having reduced latency App 20030070044 - Jeddeloh, Joseph	2003-04-10
System and method for controlling multi-bank embedded dram App 20030046477 - Jeddeloh, Joseph	2003-03-06
Accelerated graphics port for a multiple memory controller computer system App 20030025702 - Jeddeloh, Joseph	2003-02-06
Pipelined memory controller App 20020184462 - Jeddeloh, Joseph	2002-12-05
Method and apparatus for efficient bus arbitration Grant 6,473,817 - Jeddeloh October 29, 2	2002-10-29
Serial presence detect driven memory clock control App 20020144173 - Jeddeloh, Joseph	2002-10-03
System and method for caching data based on identity of requestor App 20020133673 - Jeddeloh, Joseph	2002-09-19
Pipelined memory controller Grant 6,449,703 - Jeddeloh September 10, 2	2002-09-10
Apparatus for flexibly allocating request/grant pins between multiple bus controllers Grant 6,389,492 - Larson , et al. May 14, 2	2002-05-14
Method for memory error handling Grant 6,363,502 - Jeddeloh March 26, 2	2002-03-26
Method of bus arbitration using requesting device bandwidth and priority ranking Grant 6,363,445 - Jeddeloh March 26, 2	2002-03-26
System and method of processing memory requests in a pipelined memory controller App 20020013888 - Jeddeloh, Joseph	2002-01-31
Method and apparatus for efficient bus arbitration App 20020002646 - Jeddeloh, Joseph	2002-01-03
Pipelined memory controller App 20010039606 - Jeddeloh, Joseph	2001-11-08
Method of processing memory requests in a pipelined memory controller Grant 6,295,592 - Jeddeloh September 25, 2	2001-09-25
Pipelined memory controller Grant 6,272,609 - Jeddeloh August 7, 2	2001-08-07
Accelerated graphics port for multiple memory controller computer system Grant 6,252,612 - Jeddeloh June 26, 2	2001-06-26
Method of processing memory transactions in a computer system having dual system memories and memory controllers Grant 6,202,133 - Jeddeloh March 13, 2	2001-03-13
Memory fault correction system and method Grant 6,076,182 - Jeddeloh June 13, 2	2000-06-13
System and method for remapping defective memory locations Grant 6,052,798 - Jeddeloh April 18, 2	2000-04-18
Segmented memory system employing different interleaving scheme for each different memory segment Grant 6,049,855 - Jeddeloh April 11, 2	2000-04-11
System for remapping defective memory bit sets Grant 6,035,432 - Jeddeloh March 7, 2	2000-03-07
Apparatus for performing a low latency memory read with concurrent snoop Grant 6,018,792 - Jeddeloh , et al. January 25, 2	2000-01-25
Low latency memory read with concurrent pipe lined snoops Grant 5,991,855 - Jeddeloh , et al. November 23, 1	1999-11-23
Method for remapping defective memory bit sets to non-defective memory bit sets Grant 5,974,564 - Jeddeloh October 26, 1	1999-10-26
System for accelerating memory bandwidth Grant 5,950,229 - Jeddeloh September 7, 1	1999-09-07
Computer system with a switch interconnector for computer devices Grant 5,935,233 - Jeddeloh August 10, 1	1999-08-10
System and method for accelerated remapping of defective memory locations Grant 5,933,852 - Jeddeloh August 3, 1	1999-08-03
System and method for remapping defective memory locations Grant 5,862,314 - Jeddeloh January 19, 1	1999-01-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.