Jebson; Anthony
Patent Applications and Registrations
Patent applications and USPTO patent grants for Jebson; Anthony.The latest application filed is for "handling interrupts in a multi-processor system".
- Jebson; Anthony - Cambridge GB
- Jebson; Anthony - Huntingdon GB
- - Cambridge GB
- Jebson; Anthony - Austin TX
| Patent | Date |
|---|---|
| Handling interrupts in a multi-processor system Grant 10,019,394 - Kennedy , et al. July 10, 2 | 2018-07-10 |
| Handling Interrupts In A Multi-processor System App 20170192915 - KENNEDY; Michael Alexander ; et al. | 2017-07-06 |
| Handling interrupts in a multi-processor system Grant 9,632,957 - Kennedy , et al. April 25, 2 | 2017-04-25 |
| Handling and routing interrupts to virtual processors Grant 9,378,162 - Jebson , et al. June 28, 2 | 2016-06-28 |
| Method and apparatus for interrupt handling Grant 9,330,035 - Jebson , et al. May 3, 2 | 2016-05-03 |
| Handling Interrupts In A Multi-processor System App 20150227477 - Kennedy; Michael Alexander ; et al. | 2015-08-13 |
| Handling interrupts in a multi-processor system Grant 9,043,522 - Kennedy , et al. May 26, 2 | 2015-05-26 |
| Communication of message signalled interrupts Grant 08924615 - | 2014-12-30 |
| Communication of message signalled interrupts Grant 8,924,615 - Grisenthwaite , et al. December 30, 2 | 2014-12-30 |
| Method And Apparatus For Interrupt Handling App 20140351472 - JEBSON; Anthony ; et al. | 2014-11-27 |
| Handling And Routing Interrupts To Virtual Processes App 20140351471 - JEBSON; Anthony ; et al. | 2014-11-27 |
| Communication Of Message Signalled Interrupts App 20140122760 - GRISENTHWAITE; Richard Roy ; et al. | 2014-05-01 |
| Handling Interrupts In A Multi-processor System App 20140108691 - KENNEDY; Michael Alexander ; et al. | 2014-04-17 |
| Combining compilation and instruction set translation Grant 7,290,254 - Comp , et al. October 30, 2 | 2007-10-30 |
| Multiply-accumulate (MAC) unit for single-instruction/multiple-data (SIMD) instructions Grant 7,107,305 - Deng , et al. September 12, 2 | 2006-09-12 |
| Conditional execution of coprocessor instruction based on main processor arithmetic flags Grant 6,986,023 - Paver , et al. January 10, 2 | 2006-01-10 |
| Combining compilation and instruction set translation App 20040194076 - Comp, Lynn A. ; et al. | 2004-09-30 |
| Multimedia coprocessor control mechanism App 20040030862 - Paver, Nigel C. ; et al. | 2004-02-12 |
| Multiply-accumulate (MAC) unit for single-instruction/multiple-data (SIMD) instructions App 20030069913 - Deng, Deli ; et al. | 2003-04-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 