loadpatents
name:-0.066382884979248
name:-0.044896125793457
name:-0.012859106063843
JAYASENA; Nuwan S. Patent Filings

JAYASENA; Nuwan S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for JAYASENA; Nuwan S..The latest application filed is for "interconnect architecture for three-dimensional processing systems".

Company Profile
11.38.59
  • JAYASENA; Nuwan S. - Santa Clara CA
  • Jayasena; Nuwan S. - Sunnyvale CA
  • - Sunnyvale CA US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Interconnect Architecture For Three-dimensional Processing Systems
App 20210312952 - JAYASENA; Nuwan S. ;   et al.
2021-10-07
Memory System With Region-specific Memory Access Scheduling
App 20210200433 - XU; Yi ;   et al.
2021-07-01
Interconnect architecture for three-dimensional processing systems
Grant 10,984,838 - Jayasena , et al. April 20, 2
2021-04-20
Memory system with region-specific memory access scheduling
Grant 10,956,044 - Xu , et al. March 23, 2
2021-03-23
Bucketized hash tables with remap entries
Grant 10,706,101 - Breslow , et al.
2020-07-07
Dynamic adaptation of memory page management policy
Grant 10,705,972 - Farmahini-Farahani , et al.
2020-07-07
Prefetch Kernels On Data-parallel Processors
App 20200210341 - Jayasena; Nuwan S. ;   et al.
2020-07-02
Using processor types for processing interrupts in a computing device
Grant 10,585,826 - Jayasena , et al.
2020-03-10
Prefetch kernels on a graphics processing unit
Grant 10,585,801 - Jayasena , et al.
2020-03-10
Processor with host and slave operating modes stacked with memory
Grant 10,522,193 - Jayasena , et al. Dec
2019-12-31
Cuckoo Filters And Cuckoo Hash Tables With Biasing, Compression, And Decoupled Logical Sparsity
App 20190266252 - Breslow; Alexander D. ;   et al.
2019-08-29
Per-page control of physical address space distribution among memory modules
Grant 10,282,309 - Jayasena , et al.
2019-05-07
Cluster-based migration in a multi-level memory hierarchy
Grant 10,282,292 - Prodromou , et al.
2019-05-07
Processor With Host And Slave Operating Modes Stacked With Memory
App 20190013051 - Jayasena; Nuwan S. ;   et al.
2019-01-10
Interposer having a pattern of sites for mounting chiplets
Grant 10,090,236 - Jayasena , et al. October 2, 2
2018-10-02
Compiler-assisted Inter-simd-group Register Sharing
App 20180275991 - Khorasani; Farzad ;   et al.
2018-09-27
Processor with host and slave operating modes stacked with memory
Grant 10,079,044 - Jayasena , et al. September 18, 2
2018-09-18
Per-page Control Of Physical Address Space Distribution Among Memory Modules
App 20180246814 - Jayasena; Nuwan S. ;   et al.
2018-08-30
Instruction set architecture and software support for register state migration
Grant 10,037,267 - Breslow , et al. July 31, 2
2018-07-31
Efficient accesses of data structures using processing near memory
Grant 9,977,609 - Jayasena , et al. May 22, 2
2018-05-22
Mechanisms To Improve Data Locality For Distributed Gpus
App 20180115496 - Eckert; Yasuko ;   et al.
2018-04-26
Instruction Set Architecture And Software Support For Register State Migration
App 20180113797 - Breslow; Alexander D. ;   et al.
2018-04-26
Cluster-Based Migration in a Multi-Level Memory Hierarchy
App 20180107598 - Prodromou; Andreas ;   et al.
2018-04-19
Dynamic Adaptation Of Memory Page Management Policy
App 20180074715 - Farmahini-Farahani; Amin ;   et al.
2018-03-15
Page migration in a hybrid memory device
Grant 9,910,605 - Jayasena , et al. March 6, 2
2018-03-06
Data distribution among multiple managed memories
Grant 9,875,195 - Jayasena , et al. January 23, 2
2018-01-23
Power gating based on cache dirtiness
Grant 9,851,777 - Arora , et al. December 26, 2
2017-12-26
Query operations for stacked-die memory device
Grant 9,818,455 - Loh , et al. November 14, 2
2017-11-14
Computation memory operations in a logic layer of a stacked memory
Grant 9,804,996 - O'Connor , et al. October 31, 2
2017-10-31
Bucketized Hash Tables with Remap Entries
App 20170300592 - Breslow; Alexander D. ;   et al.
2017-10-19
Efficient Implementation Of Queues And Other Data Structures Using Processing Near Memory
App 20170255397 - Jayasena; Nuwan S. ;   et al.
2017-09-07
User-level Instruction For Memory Locality Determination
App 20170228164 - Jayasena; Nuwan S. ;   et al.
2017-08-10
Predicting power management state duration on a per-process basis and modifying cache size based on the predicted duration
Grant 9,720,487 - Bircher , et al. August 1, 2
2017-08-01
Using Processor Types for Processing Interrupts in a Computing Device
App 20170212851 - Jayasena; Nuwan S. ;   et al.
2017-07-27
Interposer having a Pattern of Sites for Mounting Chiplets
App 20170200672 - Jayasena; Nuwan S. ;   et al.
2017-07-13
Page Migration In A 3d Stacked Hybrid Memory
App 20170160955 - Jayasena; Nuwan S. ;   et al.
2017-06-08
Interconnect Architecture For Three-dimensional Processing Systems
App 20170139635 - Jayasena; Nuwan S. ;   et al.
2017-05-18
Page migration in a 3D stacked hybrid memory
Grant 9,535,831 - Jayasena , et al. January 3, 2
2017-01-03
Scheduling memory accesses using an efficient row burst value
Grant 9,489,321 - O'Connor , et al. November 8, 2
2016-11-08
Configuring idle states for entities in a computing device based on predictions of durations of idle periods
Grant 9,471,130 - Arora , et al. October 18, 2
2016-10-18
Using a linear prediction to configure an idle state of an entity in a computing device
Grant 9,442,557 - Arora , et al. September 13, 2
2016-09-13
Memory Module With Volatile And Non-volatile Storage Arrays
App 20160246715 - Ignatowski; Michael ;   et al.
2016-08-25
Query Operations For Stacked-die Memory Device
App 20160232097 - Loh; Gabriel H. ;   et al.
2016-08-11
Die-stacked memory device with reconfigurable logic
Grant 9,344,091 - Jayasena , et al. May 17, 2
2016-05-17
Memory System With Region-specific Memory Access Scheduling
App 20160124873 - Xu; Yi ;   et al.
2016-05-05
Query operations for stacked-die memory device
Grant 9,286,948 - Loh , et al. March 15, 2
2016-03-15
Data Distribution Among Multiple Managed Memories
App 20160048327 - Jayasena; Nuwan S. ;   et al.
2016-02-18
Mechanisms to bound the presence of cache blocks with specific properties in caches
Grant 9,251,069 - Eckert , et al. February 2, 2
2016-02-02
Method and system for asymmetrical processing with managed data affinity
Grant 9,244,629 - Hsu , et al. January 26, 2
2016-01-26
Write endurance management techniques in the logic layer of a stacked memory
Grant 9,235,528 - Hsu , et al. January 12, 2
2016-01-12
Processing engine for complex atomic operations
Grant 9,218,204 - O'Connor , et al. December 22, 2
2015-12-22
Multi-level Memory Hierarchy
App 20150293845 - Hsu; Lisa R. ;   et al.
2015-10-15
Address-partitioned Multi-class Physical Memory System
App 20150261662 - LOH; Gabriel H. ;   et al.
2015-09-17
Die-stacked memory device providing data translation
Grant 9,135,185 - Loh , et al. September 15, 2
2015-09-15
Software mechanisms for managing task scheduling on an accelerated processing device (APD)
Grant 9,122,522 - Hartog , et al. September 1, 2
2015-09-01
Page Migration In A 3d Stacked Hybrid Memory
App 20150199126 - Jayasena; Nuwan S. ;   et al.
2015-07-16
Predicting Power Management State Durations On A Per-process Basis
App 20150198991 - Bircher; William L. ;   et al.
2015-07-16
Power Gating Based On Cache Dirtiness
App 20150185801 - Arora; Manish ;   et al.
2015-07-02
Configuring Processor Policies Based On Predicted Durations Of Active Performance States
App 20150186160 - Arora; Manish ;   et al.
2015-07-02
Die-stacked Memory Device With Reconfigurable Logic
App 20150155876 - Jayasena; Nuwan S. ;   et al.
2015-06-04
Using an Idle Duration History to Configure an Idle State of an Entity in a Computing Device
App 20150121057 - Arora; Manish ;   et al.
2015-04-30
Performing Processing Operations for Memory Circuits using a Hierarchical Arrangement of Processing Circuits
App 20150106574 - Jayasena; Nuwan S. ;   et al.
2015-04-16
Prediction For Power Gating
App 20150067357 - Arora; Manish ;   et al.
2015-03-05
Method for urgency-based preemption of a process
Grant 8,963,933 - Hartog , et al. February 24, 2
2015-02-24
Query Operations For Stacked-die Memory Device
App 20150016172 - Loh; Gabriel H. ;   et al.
2015-01-15
Die-stacked memory device with reconfigurable logic
Grant 08922243 -
2014-12-30
Die-stacked memory device with reconfigurable logic
Grant 8,922,243 - Jayasena , et al. December 30, 2
2014-12-30
Method and System for Asymmetrical Processing With Managed Data Affinity
App 20140380003 - Hsu; Lisa R. ;   et al.
2014-12-25
Scheduling Memory Accesses Using An Efficient Row Burst Value
App 20140372711 - O'Connor; James M. ;   et al.
2014-12-18
Die-stacked Memory Device Providing Data Translation
App 20140181458 - Loh; Gabriel H. ;   et al.
2014-06-26
Processor with Host and Slave Operating Modes Stacked with Memory
App 20140181453 - JAYASENA; Nuwan S. ;   et al.
2014-06-26
Compound Memory Operations in a Logic Layer of a Stacked Memory
App 20140181427 - JAYASENA; Nuwan S. ;   et al.
2014-06-26
Die-stacked Memory Device With Reconfigurable Logic
App 20140176187 - Jayasena; Nuwan S. ;   et al.
2014-06-26
Mechanisms To Bound The Presence Of Cache Blocks With Specific Properties In Caches
App 20140181414 - Eckert; Yasuko ;   et al.
2014-06-26
Processing Engine For Complex Atomic Operations
App 20140181421 - O'CONNOR; James M. ;   et al.
2014-06-26
Write Endurance Management Techniques in the Logic Layer of a Stacked Memory
App 20140181457 - HSU; Lisa R. ;   et al.
2014-06-26
Computation Memory Operations in a Logic Layer of a Stacked Memory
App 20140181483 - O'CONNOR; James M. ;   et al.
2014-06-26
Invalidation of Dead Transient Data in Caches
App 20140173216 - JAYASENA; Nuwan S. ;   et al.
2014-06-19
Redundant Threading for Improved Reliability
App 20140156975 - SRIDHARAN; Vilas ;   et al.
2014-06-05
Using a Linear Prediction to Configure an Idle State of an Entity in a Computing Device
App 20140149772 - Arora; Manish ;   et al.
2014-05-29
Prefetch Kernels on Data-Parallel Processors
App 20140149677 - JAYASENA; Nuwan S. ;   et al.
2014-05-29
Scheduling compute kernel workgroups to heterogeneous processors based on historical processor execution times and utilizations
Grant 8,707,314 - Gummaraju , et al. April 22, 2
2014-04-22
Reducing Cold Tlb Misses In A Heterogeneous Computing System
App 20140101405 - Papadopoulou; Misel-Myrto ;   et al.
2014-04-10
Stacked Memory Device With Helper Processor
App 20140040532 - Watanabe; Yasuko ;   et al.
2014-02-06
Method For Urgency-based Preemption Of A Process
App 20140022263 - Hartog; Robert Scott ;   et al.
2014-01-23
Memory Architecture For Read-modify-write Operations
App 20130159812 - LOH; Gabriel H. ;   et al.
2013-06-20
Allocating Compute Kernels to Processors in a Heterogeneous System
App 20130160016 - GUMMARAJU; Jayanth ;   et al.
2013-06-20
Software Mechanisms for Managing Task Scheduling on an Accelerated Processing Device (APD)
App 20130160017 - HARTOG; Robert Scott ;   et al.
2013-06-20
Methods and Systems for Synchronous Operation of a Processing Device
App 20120198458 - Hartog; Robert Scott ;   et al.
2012-08-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed