loadpatents
name:-0.0043950080871582
name:-0.011364936828613
name:-0.00064396858215332
Jayapalan; Jayakannan Patent Filings

Jayapalan; Jayakannan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jayapalan; Jayakannan.The latest application filed is for "method and apparatus for estimating resistance and capacitance of metal interconnects".

Company Profile
0.8.3
  • Jayapalan; Jayakannan - San Diego CA
  • Jayapalan; Jayakannan - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and apparatus for estimating resistance and capacitance of metal interconnects
Grant 7,973,541 - Jayapalan , et al. July 5, 2
2011-07-05
Circuit simulator parameter extraction using a configurable ring oscillator
Grant 7,675,372 - Bang , et al. March 9, 2
2010-03-09
Method And Apparatus For Estimating Resistance And Capacitance Of Metal Interconnects
App 20090146681 - Jayapalan; Jayakannan ;   et al.
2009-06-11
Circuit Simulator Parameter Extraction Using a Configurable Ring Oscillator
App 20080048790 - Bang; David ;   et al.
2008-02-28
Method to create an alternate integrated circuit layout view from a two dimensional database
Grant 7,281,229 - Jayapalan October 9, 2
2007-10-09
Design and fabrication of inductors on a semiconductor substrate
Grant 7,272,884 - Jayapalan , et al. September 25, 2
2007-09-25
Local control of electrical and mechanical properties of copper interconnects to achieve stable and reliable via
Grant 7,235,884 - McElheny , et al. June 26, 2
2007-06-26
Desing and fabifcation of inductors on a semiconductor substrate
App 20070090914 - Jayapalan; Jayakannan ;   et al.
2007-04-26
Design and fabrication of inductors on a semiconductor substrate
Grant 7,170,382 - Jayapalan , et al. January 30, 2
2007-01-30
Method and apparatus for monitoring parasitic inductance
Grant 7,067,842 - Jayapalan , et al. June 27, 2
2006-06-27
High performance capacitor structure
Grant 6,829,127 - Liu , et al. December 7, 2
2004-12-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed