Javanifard; Johnny
Patent Applications and Registrations
Patent applications and USPTO patent grants for Javanifard; Johnny.The latest application filed is for "programming a phase change memory".
- Javanifard; Johnny - Carmichael CA
- Javanifard; Johnny - Sacramento CA
| Patent | Date |
|---|---|
| Programming a phase change memory Grant 8,027,186 - Gutala , et al. September 27, 2 | 2011-09-27 |
| Programming a phase change memory App 20090080241 - Gutala; Ravi P. ; et al. | 2009-03-26 |
| Regulation circuit for inductive charge pump Grant 7,417,488 - Ahmed , et al. August 26, 2 | 2008-08-26 |
| Regulation circuit for inductive charge pump App 20070103994 - Ahmed; Muneer ; et al. | 2007-05-10 |
| Three transistor wordline decoder App 20070076512 - Castro; Hernan A. ; et al. | 2007-04-05 |
| Memory device and method for erasing memory Grant 7,187,591 - Fastow , et al. March 6, 2 | 2007-03-06 |
| Memory Device And Method For Erasing Memory App 20070002620 - Fastow; Richard ; et al. | 2007-01-04 |
| Method and apparatus for flash voltage detection and lockout Grant 6,789,027 - Guliani , et al. September 7, 2 | 2004-09-07 |
| Voltage regulator providing multiple output voltages Grant 6,777,918 - Harrington , et al. August 17, 2 | 2004-08-17 |
| Voltage Regulator Providing Multiple Output Voltages App 20040119446 - Harrington, Peter B. ; et al. | 2004-06-24 |
| Method and apparatus for flash voltage detection and lockout App 20030204341 - Guliani, Sandeep K. ; et al. | 2003-10-30 |
| Method and apparatus for flash voltage detection and lockout Grant 6,629,047 - Guliani , et al. September 30, 2 | 2003-09-30 |
| Sensing scheme for flash memory with multilevel cells Grant 5,828,616 - Bauer , et al. October 27, 1 | 1998-10-27 |
| Method and circuitry for usage of partially functional nonvolatile memory Grant 5,822,256 - Bauer , et al. October 13, 1 | 1998-10-13 |
| Sensing scheme for flash memory with multilevel cells Grant 5,748,546 - Bauer , et al. May 5, 1 | 1998-05-05 |
| Fast internal reference cell trimming for flash EEPROM memory Grant 5,608,669 - Mi , et al. March 4, 1 | 1997-03-04 |
| High precision voltage regulation circuit for programming multiple bit flash memory Grant 5,546,042 - Tedrow , et al. August 13, 1 | 1996-08-13 |
| Method and apparatus for providing an ultra low power regulated negative charge pump Grant 5,532,915 - Pantelakis , et al. July 2, 1 | 1996-07-02 |
| High precision voltage regulation circuit for programming multilevel flash memory Grant 5,497,119 - Tedrow , et al. March 5, 1 | 1996-03-05 |
| Apparatus for fast internal reference cell trimming Grant 5,444,656 - Bauer , et al. August 22, 1 | 1995-08-22 |
| Method and apparatus for sequential programming of a flash EEPROM memory array Grant 5,430,674 - Javanifard July 4, 1 | 1995-07-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 