Jariwala; Deep M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jariwala; Deep M..The latest application filed is for "system and method for anti-ambipolar heterojunctions from solution-processed semiconductors".

Company Profile

3.6.6

Jariwala; Deep M. - Evanston IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method for anti-ambipolar heterojunctions from solution-processed semiconductors Grant 10,784,848 - Jariwala , et al. Sept	2020-09-22
System And Method For Anti-ambipolar Heterojunctions From Solution-processed Semiconductors App 20200091904 - Jariwala; Deep M. ; et al.	2020-03-19
System and method for anti-ambipolar heterojunctions from solution-processed semiconductors Grant 10,491,206 - Jariwala , et al. Nov	2019-11-26
System and Method for Anti-Ambipolar Heterojunctions from Solution-Processed Semiconductors App 20180183423 - Jariwala; Deep M. ; et al.	2018-06-28
Gate-tunable p-n heterojunction diode, and fabrication method and application of same Grant 9,972,799 - Hersam , et al. May 15, 2	2018-05-15
System and method for anti-ambipolar heterojunctions from solution-processed semiconductors Grant 9,929,725 - Jariwala , et al. March 27, 2	2018-03-27
Gate-tunable P-n Heterojunction Diode, And Fabrication Method And Application Of Same App 20170141333 - Hersam; Mark C. ; et al.	2017-05-18
Gate-tunable atomically-thin memristors and methods for preparing same and applications of same Grant 9,515,257 - Hersam , et al. December 6, 2	2016-12-06
Gate-tunable P-N heterojunction diode, and fabrication method and application of same Grant 9,472,686 - Hersam , et al. October 18, 2	2016-10-18
Gate-tunable Atomically-thin Memristors And Methods For Preparing Same And Applications Of Same App 20160248007 - Hersam; Mark C. ; et al.	2016-08-25
System And Method For Anti-ambipolar Heterojunctions From Solution-processed Semiconductors App 20160204773 - Jariwala; Deep M. ; et al.	2016-07-14
Gate-tunable P-n Heterojunction Diode, And Fabrication Method And Application Of Same App 20150034907 - Hersam; Mark C. ; et al.	2015-02-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.