loadpatents
Patent applications and USPTO patent grants for JANTTI; Joni.The latest application filed is for "software-trace message sink peripheral".
Patent | Date |
---|---|
Software-trace Message Sink Peripheral App 20210318919 - TALVITIE; Hannu ;   et al. | 2021-10-14 |
System and method for control of multiple voltage regulators Grant 10,992,132 - Jantti , et al. April 27, 2 | 2021-04-27 |
Radio Communications App 20210119719 - JANTTI; Joni | 2021-04-22 |
Programmable radio transceivers Grant 10,733,117 - Jantti , et al. | 2020-08-04 |
Method for diagnosing power supply failure in a wireless communication device Grant 10,528,110 - Jantti , et al. J | 2020-01-07 |
System and Method for Control of Multiple Voltage Regulators App 20190341778 - Jantti; Joni ;   et al. | 2019-11-07 |
System and method for control of multiple voltage regulators Grant 10,396,553 - Jantti , et al. A | 2019-08-27 |
Programmable Radio Transceivers App 20190095362 - Jantti; Joni ;   et al. | 2019-03-28 |
Switched mode power supply output stage configuration Grant 9,768,690 - Jantti , et al. September 19, 2 | 2017-09-19 |
A Method for Diagnosing Power Supply Failure in a Wireless Communication Device App 20170168537 - Jantti; Joni ;   et al. | 2017-06-15 |
Clock generation circuit with fast-startup standby mode Grant 9,484,893 - Ruotsalainen , et al. November 1, 2 | 2016-11-01 |
Clock Generation Circuit With Fast-startup Standby Mode App 20160308512 - Ruotsalainen; Tarmo ;   et al. | 2016-10-20 |
Switched Mode Power Supply Output Stage Configuration App 20160181917 - Jantti; Joni ;   et al. | 2016-06-23 |
System And Method For Control Of Multiple Voltage Regulators App 20160064928 - Jantti; Joni ;   et al. | 2016-03-03 |
Compensation of a DC offset in a receiver Grant 7,336,937 - Tervaluoto , et al. February 26, 2 | 2008-02-26 |
Techniques for sample rate conversion Grant 7,061,409 - Jantti , et al. June 13, 2 | 2006-06-13 |
Slide able keypad App 20060003708 - Jantti; Joni ;   et al. | 2006-01-05 |
Compensation of a DC offset in a receiver App 20050250459 - Tervaluoto, Jussi ;   et al. | 2005-11-10 |
Self calibrating digital delay-locked loop Grant 6,680,634 - Ruha , et al. January 20, 2 | 2004-01-20 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.