Janssen; Geert

Patent Applications and Registrations

Patent applications and USPTO patent grants for Janssen; Geert.The latest application filed is for "system and method to reduce human activity damage-induced power outage".

Company Profile

1.27.27

Janssen; Geert - Putnam Valley NY
Janssen; Geert - Putnam County NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method to reduce human activity damage-induced power outage Grant 10,460,403 - Janssen , et al. Oc	2019-10-29
System And Method To Reduce Human Activity Damage-induced Power Outage App 20150369878 - Janssen; Geert ; et al.	2015-12-24
Optimizing a netlist circuit representation by leveraging binary decision diagrams to perform rewriting Grant 8,799,837 - Baumgartner , et al. August 5, 2	2014-08-05
Method and system for design simplification through implication-based analysis Grant 8,418,093 - Baumgartner , et al. April 9, 2	2013-04-09
Method for scalable derivation of an implication-based reachable state set overapproximation Grant 8,201,117 - Baumgartner , et al. June 12, 2	2012-06-12
Automated convergence of ternary simulation by saturation of deep gates Grant 8,171,437 - Baumgartner , et al. May 1, 2	2012-05-01
Reversing the effects of sequential reparameterization on traces Grant 7,917,874 - Baumgartner , et al. March 29, 2	2011-03-29
Method and system for reversing the effects of sequential reparameterization on traces Grant 7,913,205 - Baumgartner , et al. March 22, 2	2011-03-22
Method for heuristic preservation of critical inputs during sequential reparameterization Grant 7,882,470 - Baumgartner , et al. February 1, 2	2011-02-01
System for building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,853,917 - Paruthi , et al. December 14, 2	2010-12-14
Method and System for Design Simplification Through Implication-Based Analysis App 20100293513 - BAUMGARTNER; JASON R. ; et al.	2010-11-18
Building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,836,413 - Paruthi , et al. November 16, 2	2010-11-16
Method and system for automated convergence of ternary simulation by saturation of deep gates App 20100251199 - Baumgartner; Jason R. ; et al.	2010-09-30
Scalable dependent state element identification Grant 7,788,618 - Baumgartner , et al. August 31, 2	2010-08-31
Method for improved synthesis of binary decision diagrams with inverted edges and quantifiable as well as nonquantifiable variables Grant 7,765,514 - Baumgartner , et al. July 27, 2	2010-07-27
Method For Scalable Derivation Of An Implication-based Reachable State Set Overapproximation App 20100185993 - BAUMGARTNER; JASON R. ; et al.	2010-07-22
Method for improved synthesis of binary decision diagrams with inverted edges and quantifiable as well as nonquantifiable variables Grant 7,752,593 - Baumgartner , et al. July 6, 2	2010-07-06
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20100146474 - Paruthi; Viresh ; et al.	2010-06-10
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20100138805 - Paruthi; Viresh ; et al.	2010-06-03
Parametric reduction of sequential design Grant 7,689,943 - Baumgartner , et al. March 30, 2	2010-03-30
Optimizing a Netlist Circuit Representation by Leveraging Binary Decision Diagrams to Perform Rewriting App 20100050145 - Baumgartner; Jason ; et al.	2010-02-25
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20090164966 - Paruthi; Viresh ; et al.	2009-06-25
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20090164965 - Paruthi; Viresh ; et al.	2009-06-25
Scalable Dependent State Element Identification App 20090089730 - Baumgartner; Jason ; et al.	2009-04-02
Method and system for case-splitting on nodes in a symbolic simulation framework Grant 7,506,290 - Jacobi , et al. March 17, 2	2009-03-17
Method and system for case-splitting on nodes in a symbolic simulation framework Grant 7,475,371 - Jacobi , et al. January 6, 2	2009-01-06
Method For Heuristic Preservation Of Critical Inputs During Sequential Reparameterization App 20080235637 - BAUMGARTNER; JASON R. ; et al.	2008-09-25
Method and system for parametric reduction of sequential designs App 20080109774 - Baumgartner; Jason Raymond ; et al.	2008-05-08
Method and System for Reversing the Effects of Sequential Reparameterization on Traces App 20080109781 - Baumgartner; Jason Raymond ; et al.	2008-05-08
Method and System for Reversing the Effects of Sequential Reparameterization on Traces App 20080109769 - Baumgartner; Jason Raymond ; et al.	2008-05-08
Method for heuristic preservation of critical inputs during sequential reparameterization Grant 7,370,298 - Baumgartner , et al. May 6, 2	2008-05-06
Method and system for parametric reduction of sequential designs App 20080104560 - Baumgartner; Jason Raymond ; et al.	2008-05-01
Method and system for parametric reduction of sequential designs Grant 7,367,002 - Baumgartner , et al. April 29, 2	2008-04-29
Method and system for case-splitting on nodes in a symbolic simulation framework Grant 7,363,603 - Jacobi , et al. April 22, 2	2008-04-22
Method for Improved Synthesis of Binary Decision Diagrams with Inverted Edges and Quantifiable as Well as Nonquantifiable Variables App 20080092104 - Baumgartner; Jason Raymond ; et al.	2008-04-17
Method for Improved Synthesis of Binary Decision Diagrams with Inverted Edges and Quantifiable as Well as Nonquantifiable Variables App 20080092105 - Baumgartner; Jason Raymond ; et al.	2008-04-17
Method And System For Case-splitting On Nodes In A Symbolic Simulation Framework App 20080092098 - JACOBI; CHRISTIAN ; et al.	2008-04-17
Method And System For Case-splitting On Nodes In A Symbolic Simulation Framework App 20080092097 - JACOBI; CHRISTIAN ; et al.	2008-04-17
Method for improved synthesis of binary decision diagrams with inverted edges and quantifiable as well as nonquantifiable variables Grant 7,350,179 - Baumgartner , et al. March 25, 2	2008-03-25
Method and system for reversing the effects of sequential reparameterization on traces Grant 7,350,166 - Baumgartner , et al. March 25, 2	2008-03-25
Method and system for building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,340,473 - Paruthi , et al. March 4, 2	2008-03-04
Method for preserving constraints during sequential reparameterization Grant 7,299,432 - Baumgartner , et al. November 20, 2	2007-11-20
Method and system for case-splitting on nodes in a symbolic simulation framework App 20070061765 - Jacobi; Christian ; et al.	2007-03-15
Method for improved synthesis of binary decision diagrams with inverted edges and quantifiable as well as nonquantifiable variables App 20060248483 - Baumgartner; Jason Raymond ; et al.	2006-11-02
Method and system for parametric reduction of sequential designs App 20060248494 - Baumgartner; Jason Raymond ; et al.	2006-11-02
Method for preserving constraints during sequential reparameterization App 20060248484 - Baumgartner; Jason Raymond ; et al.	2006-11-02
Method and system for reversing the effects of sequential reparameterization on traces App 20060248481 - Baumgartner; Jason Raymond ; et al.	2006-11-02
Method for heuristic preservation of critical inputs during sequential reparameterization App 20060248482 - Baumgartner; Jason Raymond ; et al.	2006-11-02
Method and system for building binary decision diagrams efficiently in a structural network representation of a digital circuit App 20060047680 - Paruthi; Viresh ; et al.	2006-03-02
Framework for multiple-engine based verification tools for integrated circuits Grant 6,698,003 - Baumgartner , et al. February 24, 2	2004-02-24
Framework for multiple-engine based verification tools for integrated circuits App 20030110455 - Baumgartner, Jason Raymond ; et al.	2003-06-12
Method and system for equivalence-checking combinatorial circuits using interative binary-decision-diagram sweeping and structural satisfiability analysis Grant 6,473,884 - Ganai , et al. October 29, 2	2002-10-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.