Jansen; Kenneth A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jansen; Kenneth A..The latest application filed is for "middle management of input/output in server systems".

Company Profile

0.25.6

Jansen; Kenneth A. - Magnolia TX
Jansen; Kenneth A. - Spring TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Middle Management Of Input/output In Server Systems App 20090037609 - Riley; Dwight D. ; et al.	2009-02-05
Middle Management Of Input/output In Server Systems App 20090037617 - RILEY; Dwight D. ; et al.	2009-02-05
Main memory controller adapted to correct corrupted data by xoring corrupted data to directly generate correct data Grant 7,409,581 - Santeler , et al. August 5, 2	2008-08-05
System and method for pivotal installation and removal of a circuit board from a chassis Grant 6,970,361 - Jansen November 29, 2	2005-11-29
System and method for pivotal installation and removal of a circuit board from a chassis App 20050024836 - Jansen, Kenneth A.	2005-02-03
Raid memory Grant 6,785,835 - MacLaren , et al. August 31, 2	2004-08-31
System and method for pivotal installation and removal of a circuit board from a chassis Grant 6,667,889 - Jansen December 23, 2	2003-12-23
System and method for pivotal installation and removal of a circuit board from a chassis App 20030128529 - Jansen, Kenneth A.	2003-07-10
Fault tolerant memory App 20020194530 - Santeler, Paul A. ; et al.	2002-12-19
Processor based system with system wide reset and partial system reset capabilities Grant 6,463,529 - Miller , et al. October 8, 2	2002-10-08
Command and control infrastructure for a computer system using the computer's power rail Grant 6,463,495 - Angelo , et al. October 8, 2	2002-10-08
Fault tolerant memory Grant 6,430,702 - Santeler , et al. August 6, 2	2002-08-06
Hot processor swap in a multiprocessor personal computer system Grant 6,370,657 - Jansen , et al. April 9, 2	2002-04-09
Method and apparatus for determining a processor failure in a multiprocessor computer Grant 6,360,333 - Jansen , et al. March 19, 2	2002-03-19
Raid memory App 20010039632 - MacLaren, John M. ; et al.	2001-11-08
Resetting multiple processors in a computer system Grant 6,314,515 - Miller , et al. November 6, 2	2001-11-06
Fault tolerant memory Grant 6,223,301 - Santeler , et al. April 24, 2	2001-04-24
Method for securely communicating remote control commands in a computer network Grant 6,119,228 - Angelo , et al. September 12, 2	2000-09-12
Installation and removal of components of a computer Grant 6,098,132 - Olarig , et al. August 1, 2	2000-08-01
Accomodating components Grant 6,035,407 - Gebara , et al. March 7, 2	2000-03-07
Hardware theft-protection architecture Grant 6,032,257 - Olarig , et al. February 29, 2	2000-02-29
Pivotable support and heat sink apparatus removably connectable without tools to a computer processor Grant 5,946,189 - Koenen , et al. August 31, 1	1999-08-31
Accommodating components Grant 5,926,032 - Gebara , et al. July 20, 1	1999-07-20
Pivotable support and heat sink apparatus removably connectable without tools to a computer processor Grant 5,886,872 - Koenen , et al. March 23, 1	1999-03-23
Multi-processor system with system wide reset and partial system reset capabilities Grant 5,870,602 - Miller , et al. February 9, 1	1999-02-09
Method and apparatus for independently resetting processors and cache controllers in multiple processor systems Grant 5,737,604 - Miller , et al. April 7, 1	1998-04-07
Apparatus for initializing a multiple processor computer system using a common ROM Grant 5,729,675 - Miller , et al. March 17, 1	1998-03-17
Method for initializing a multiple processor computer system using a common ROM Grant 5,596,759 - Miller , et al. January 21, 1	1997-01-21
Method and apparatus for resetting multiple processors using a common ROM Grant 5,497,497 - Miller , et al. March 5, 1	1996-03-05
Method and apparatus for independently resetting processors and cache controllers in multiple processor systems Grant 5,465,360 - Miller , et al. November 7, 1	1995-11-07
Two level system bus arbitration having lower priority multiprocessor arbitration and higher priority in a single processor and a plurality of bus masters arbitration Grant 5,392,436 - Jansen , et al. February 21, 1	1995-02-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.