Jaiswal; Akhilesh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jaiswal; Akhilesh.The latest application filed is for "ml-enabled assured microelectronics manufacturing: a technique to mitigate hardware trojan detection".

Company Profile

6.7.6

Jaiswal; Akhilesh - Falls Church VA
JAISWAL; Akhilesh - Los Angeles CA
Jaiswal; Akhilesh - Ballston Spa NY
Jaiswal; Akhilesh - West Lafayette IN
Jaiswal; Akhilesh - Malta NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated pixel and two-terminal non-volatile memory cell and an array of cells for deep in-sensor, in-memory computing Grant 11,195,580 - Jaiswal , et al. December 7, 2	2021-12-07
Ml-enabled Assured Microelectronics Manufacturing: A Technique To Mitigate Hardware Trojan Detection App 20210342991 - JACOB; Ajey Poovannummoottil ; et al.	2021-11-04
Low variability reference parameter generation for magnetic random access memory Grant 11,120,857 - Jaiswal , et al. September 14, 2	2021-09-14
Integrated Pixel And Two-terminal Non-volatile Memory Cell And An Array Of Cells For Deep In-sensor, In-memory Computing App 20210264973 - Jaiswal; Akhilesh ; et al.	2021-08-26
Integrated pixel and three-terminal non-volatile memory cell and an array of cells for deep in-sensor, in-memory computing Grant 11,069,402 - Jaiswal , et al. July 20, 2	2021-07-20
Low Variability Reference Parameter Generation For Magnetic Random Access Memory App 20210193204 - Jaiswal; Akhilesh ; et al.	2021-06-24
Array Of Integrated Pixel And Memory Cells For Deep In-sensor, In-memory Computing App 20210173894 - Jaiswal; Akhilesh ; et al.	2021-06-10
In-memory Bit-serial Addition System App 20210117156 - Ali; Mustafa ; et al.	2021-04-22
MRAM device comprising random access memory (RAM) and embedded read only memory (ROM) Grant 10,964,367 - Jaiswal , et al. March 30, 2	2021-03-30
Magneto-resistive memory structures with improved sensing, and associated sensing methods Grant 10,515,679 - Jaiswal , et al. Dec	2019-12-24
Integrated circuits having memory cells with shared bit lines and shared source lines Grant 10,510,392 - Paul , et al. Dec	2019-12-17
Integrated circuits with look up tables, and methods of producing and operating the same Grant 10,468,083 - Jaiswal , et al. No	2019-11-05
Magneto-resistive Memory Structures With Improved Sensing, And Associated Sensing Methods App 20190244650 - Jaiswal; Akhilesh ; et al.	2019-08-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.