Jain; Harsh Narendrakumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jain; Harsh Narendrakumar.The latest application filed is for "methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems".

Company Profile

4.3.14

Jain; Harsh Narendrakumar - Boise ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods Of Forming Microelectronic Devices, And Related Microelectronic Devices, Memory Devices, And Electronic Systems App 20220302148 - Xu; Lifang ; et al.	2022-09-22
Methods Of Forming Microelectronic Devices, And Related Microelectronic Devices, Memory Devices, And Electronic Systems App 20220231031 - Xu; Lifang ; et al.	2022-07-21
Memory Device Including Self-aligned Conductive Contacts App 20220199467 - Thong; Kar Wui ; et al.	2022-06-23
Microelectronic Device Structures Including Tiered Stacks Comprising Staggered Block Structures Separated By Slot Structures, And Related Electronic Systems And Methods App 20220181342 - Vadivel; Shruthi Kumara ; et al.	2022-06-09
Microelectronic Devices Including Isolation Structures Neighboring Staircase Structures, And Related Memory Devices, Electronic Systems, And Methods App 20220130954 - Luo; Shuangqiang ; et al.	2022-04-28
Microelectronic Devices With Tiered Blocks Separated By Progressively Spaced Slits, And Related Methods And Systems App 20220077178 - Luo; Kaiming ; et al.	2022-03-10
Microelectronic Devices Including Stair Step Structures, And Related Electronic Systems And Methods App 20220068827 - Jain; Harsh Narendrakumar	2022-03-03
Memory Arrays And Methods Used In Forming A Memory Array App 20220044995 - Jain; Harsh Narendrakumar ; et al.	2022-02-10
Memory arrays and methods used in forming a memory array Grant 11,183,456 - Jain , et al. November 23, 2	2021-11-23
Memory Array Comprising Strings Of Memory Cells App 20210351127 - Hu; Yi ; et al.	2021-11-11
Methods for manufacturing a memory array having strings of memory cells comprising forming bridge material between memory blocks Grant 11,101,210 - Hu , et al. August 24, 2	2021-08-24
Memory Arrays And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells And Operative Through-Array-Vias App 20210257385 - Hu; Yi ; et al.	2021-08-19
Memory Arrays And Methods Used In Forming A Memory Array App 20210217694 - Jain; Harsh Narendrakumar ; et al.	2021-07-15
Memory Arrays And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells App 20210125920 - Hu; Yi ; et al.	2021-04-29
Memory arrays and methods used in forming a memory array comprising strings of memory cells and operative through-array-vias Grant 10,985,179 - Hu , et al. April 20, 2	2021-04-20
Electronic Devices Comprising Overlay Marks, Memory Devices Comprising Overlay Marks, And Related Methods App 20210057349 - Kothari; Rohit ; et al.	2021-02-25
Memory Arrays And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells And Operative Through-Array-Vias App 20210043644 - Hu; Yi ; et al.	2021-02-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.