loadpatents
name:-0.0091018676757812
name:-0.0077779293060303
name:-0.0031168460845947
JACOBSON; Hans Mikael Patent Filings

JACOBSON; Hans Mikael

Patent Applications and Registrations

Patent applications and USPTO patent grants for JACOBSON; Hans Mikael.The latest application filed is for "processor core, processor and method for executing a composite scalar-vector very lare instruction word (vliw) instruction".

Company Profile
2.6.7
  • JACOBSON; Hans Mikael - White Plains NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Processor Core, Processor and Method for Executing a Composite Scalar-Vector Very Lare Instruction Word (VLIW) Instruction
App 20200142704 - Fleischer; Bruce M. ;   et al.
2020-05-07
Executing a composite VLIW instruction having a scalar atom that indicates an iteration of execution
Grant 10,572,263 - Fleischer , et al. Feb
2020-02-25
Processor Core, Processor And Method For Executing A Composite Scalar-Vector Very Lare Instruction Word (VLIW) Instruction
App 20170286108 - Fleischer; Bruce M. ;   et al.
2017-10-05
Power-efficient thread priority enablement
Grant 8,261,276 - Bose , et al. September 4, 2
2012-09-04
Structure for detecting clock gating opportunities in a pipelined electronic circuit design
Grant 8,244,515 - Fernsler , et al. August 14, 2
2012-08-14
Method and apparatus for detecting clock gating opportunities in a pipelined electronic circuit design
Grant 8,073,669 - Fernsler , et al. December 6, 2
2011-12-06
Alignment of cache fetch return data relative to a thread
Grant 7,725,659 - Gschwind , et al. May 25, 2
2010-05-25
Power-Efficient Thread Priority Enablement
App 20090249349 - Bose; Pradip ;   et al.
2009-10-01
Structure For Detecting Clock Gating Opportunities In A Pipelined Electronic Circuit Design
App 20090217068 - Fernsler, JR.; Matthew Earl ;   et al.
2009-08-27
Alignment of Cache Fetch Return Data Relative to a Thread
App 20090063818 - Gschwind; Michael Karl ;   et al.
2009-03-05
Method and Apparatus for Detecting Clock Gating Opportunities in a Pipelined Electronic Circuit Design
App 20090055668 - Fernsler; Matthew Earl ;   et al.
2009-02-26
Systems and methods for mutually exclusive activation of microprocessor resources to control maximum power
Grant 7,447,923 - Bose , et al. November 4, 2
2008-11-04
Systems and methods for mutually exclusive activation of microprocessor resources to control maximum power
App 20070043960 - Bose; Pradip ;   et al.
2007-02-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed