loadpatents
Patent applications and USPTO patent grants for Jacobi; Christian.The latest application filed is for "running smaller memory-address width program code in a larger memory-address width address space".
Patent | Date |
---|---|
Running Smaller Memory-address Width Program Code In A Larger Memory-address Width Address Space App 20220308906 - Hobson; Stephen James ;   et al. | 2022-09-29 |
Cache structure using a logical directory Grant 11,403,222 - Jacobi , et al. August 2, 2 | 2022-08-02 |
Microprocessor including an efficiency logic unit Grant 11,379,228 - Ayzenfeld , et al. July 5, 2 | 2022-07-05 |
Temporarily suppressing processing of a restrained storage operand request Grant 11,366,759 - Giamei , et al. June 21, 2 | 2022-06-21 |
Handling an input/output store instruction Grant 11,334,503 - Raisch , et al. May 17, 2 | 2022-05-17 |
Memory preserving parse tree based compression with entropy coding Grant 11,308,277 - Bradbury , et al. April 19, 2 | 2022-04-19 |
Compute digital signature authentication sign instruction Grant 11,303,456 - Schwarz , et al. April 12, 2 | 2022-04-12 |
Saving and restoring machine state between multiple executions of an instruction Grant 11,281,469 - Giamei , et al. March 22, 2 | 2022-03-22 |
Memory preserving parse tree based compression with entropy coding Grant 11,263,398 - Bradbury , et al. March 1, 2 | 2022-03-01 |
Sort and merge instruction for a general-purpose processor Grant 11,221,850 - Giamei , et al. January 11, 2 | 2022-01-11 |
Handling An Input/output Store Instruction App 20220004387 - Raisch; Christoph ;   et al. | 2022-01-06 |
Post completion execution in an out-of-order processor design Grant 11,182,168 - Francois , et al. November 23, 2 | 2021-11-23 |
Operating different processor cache levels Grant 11,182,293 - Friedmann , et al. November 23, 2 | 2021-11-23 |
Comparing load instruction address fields to store instruction address fields in a table to delay issuing dependent load instructions Grant 11,175,923 - Alexander , et al. November 16, 2 | 2021-11-16 |
Method and arrangement for saving cache power Grant 11,169,922 - Jacobi , et al. November 9, 2 | 2021-11-09 |
Handling an input/output store instruction Grant 11,163,566 - Raisch , et al. November 2, 2 | 2021-11-02 |
Perform cryptographic computation scalar multiply instruction Grant 11,157,240 - Schwarz , et al. October 26, 2 | 2021-10-26 |
Handling An Input/output Store Instruction App 20210311891 - Raisch; Christoph ;   et al. | 2021-10-07 |
Handling An Input/output Store Instruction App 20210311738 - Raisch; Christoph ;   et al. | 2021-10-07 |
Compute digital signature authentication verify instruction Grant 11,108,567 - Schwarz , et al. August 31, 2 | 2021-08-31 |
Instructions controlling access to shared registers of a multi-threaded processor Grant 11,080,064 - Biran , et al. August 3, 2 | 2021-08-03 |
Transaction begin/end instructions Grant 11,080,087 - Greiner , et al. August 3, 2 | 2021-08-03 |
Determining the effectiveness of prefetch instructions Grant 11,080,052 - Gschwind , et al. August 3, 2 | 2021-08-03 |
Reducing Cache Transfer Overhead In A System App 20210232502 - Zoellin; Christian ;   et al. | 2021-07-29 |
Handling an input/output store instruction Grant 11,074,203 - Raisch , et al. July 27, 2 | 2021-07-27 |
Compute digital signature authentication sign with encrypted key instruction Grant 11,075,763 - Schwarz , et al. July 27, 2 | 2021-07-27 |
Handling an input/output store instruction Grant 11,068,266 - Raisch , et al. July 20, 2 | 2021-07-20 |
Adjusting thread balancing in response to disruptive complex instruction Grant 11,068,303 - Francois , et al. July 20, 2 | 2021-07-20 |
Refresh-hiding Memory System Staggered Refresh App 20210216401 - MEANEY; PATRICK JAMES ;   et al. | 2021-07-15 |
Instructions controlling access to shared registers of a multi-threaded processor Grant 11,061,680 - Biran , et al. July 13, 2 | 2021-07-13 |
Controlling a rate of prefetching based on bus bandwidth Grant 11,048,635 - Bradbury , et al. June 29, 2 | 2021-06-29 |
Multi-cycle key compares for keys and records of variable length Grant 11,048,475 - Hagspiel , et al. June 29, 2 | 2021-06-29 |
Effectiveness and prioritization of prefetches Grant 11,010,168 - Gschwind , et al. May 18, 2 | 2021-05-18 |
Configurable code fingerprint Grant 11,010,276 - Frazier , et al. May 18, 2 | 2021-05-18 |
Identifying processor attributes based on detecting a guarded storage event Grant 11,010,066 - Greiner , et al. May 18, 2 | 2021-05-18 |
Cache management Grant 11,010,307 - Berger , et al. May 18, 2 | 2021-05-18 |
Reducing cache transfer overhead in a system Grant 11,010,298 - Zoellin , et al. May 18, 2 | 2021-05-18 |
Effectiveness and prioritization of prefetches Grant 11,003,452 - Gschwind , et al. May 11, 2 | 2021-05-11 |
Method and arrangement for saving cache power Grant 10,997,079 - Jacobi , et al. May 4, 2 | 2021-05-04 |
Virtualized and synchronous access to hardware accelerators Grant 10,983,833 - Belmar , et al. April 20, 2 | 2021-04-20 |
Post Completion Execution In An Out-of-order Processor Design App 20210109758 - Francois; Avery ;   et al. | 2021-04-15 |
Operational context subspaces Grant 10,970,224 - Tzortzatos , et al. April 6, 2 | 2021-04-06 |
Saving And Restoring Machine State Between Multiple Executions Of An Instruction App 20210096876 - Giamei; Bruce C. ;   et al. | 2021-04-01 |
Temporarily Suppressing Processing Of A Restrained Storage Operand Request App 20210096998 - GIAMEI; Bruce C. ;   et al. | 2021-04-01 |
Cache miss thread balancing Grant 10,963,380 - Alexander , et al. March 30, 2 | 2021-03-30 |
Multi-engine address translation facility Grant 10,956,341 - Brandt , et al. March 23, 2 | 2021-03-23 |
Conditional transaction end instruction Grant 10,956,156 - Greiner , et al. March 23, 2 | 2021-03-23 |
Post completion execution in an out-of-order processor design Grant 10,956,168 - Francois , et al. March 23, 2 | 2021-03-23 |
Temporarily suppressing processing of a restrained storage operand request Grant 10,956,337 - Giamei , et al. March 23, 2 | 2021-03-23 |
Saving and restoring machine state between multiple executions of an instruction Grant 10,949,212 - Giamei , et al. March 16, 2 | 2021-03-16 |
Buffer size optimization in a hierarchical structure Grant 10,936,283 - Hagspiel , et al. March 2, 2 | 2021-03-02 |
Zone-SDID mapping scheme for TLB purges Grant 10,929,312 - Brandt , et al. February 23, 2 | 2021-02-23 |
Guarded storage event handling during transactional execution Grant 10,929,130 - Greiner , et al. February 23, 2 | 2021-02-23 |
Optimizing data conversion using pattern frequency Grant 10,915,547 - Helms , et al. February 9, 2 | 2021-02-09 |
Translation Support For A Virtual Cache App 20210026783 - Helms; Markus ;   et al. | 2021-01-28 |
Cache Structure Using A Logical Directory App 20210026771 - Jacobi; Christian ;   et al. | 2021-01-28 |
Conditional instruction end operation Grant 10,901,736 - Greiner , et al. January 26, 2 | 2021-01-26 |
Sorting using pipelined compare units Grant 10,896,022 - Vogt , et al. January 19, 2 | 2021-01-19 |
Sort And Merge Instruction For A General-purpose Processor App 20210011719 - Giamei; Bruce C. ;   et al. | 2021-01-14 |
Infinite processor thread balancing Grant 10,884,754 - Alexander , et al. January 5, 2 | 2021-01-05 |
Operational Context Subspaces App 20200409857 - Tzortzatos; Elpida ;   et al. | 2020-12-31 |
Load Instruction With Timeout App 20200379760 - Jacobi; Christian ;   et al. | 2020-12-03 |
Compare and delay instructions Grant 10,831,476 - Gainey, Jr. , et al. November 10, 2 | 2020-11-10 |
Cache structure using a logical directory Grant 10,831,664 - Jacobi , et al. November 10, 2 | 2020-11-10 |
Translation support for a virtual cache Grant 10,831,674 - Helms , et al. November 10, 2 | 2020-11-10 |
Saving and restoring machine state between multiple executions of an instruction Grant 10,831,503 - Giamei , et al. November 10, 2 | 2020-11-10 |
Migration of partially completed instructions Grant 10,831,502 - Giamei , et al. November 10, 2 | 2020-11-10 |
Compression/decompression instruction specifying a history buffer to be used in the compression/decompression of data Grant 10,831,497 - Giamei , et al. November 10, 2 | 2020-11-10 |
Sort and merge instruction for a general-purpose processor Grant 10,831,478 - Giamei , et al. November 10, 2 | 2020-11-10 |
Saving And Restoring Machine State Between Multiple Executions Of An Instruction App 20200348940 - Giamei; Bruce C. ;   et al. | 2020-11-05 |
Generating and verifying hardware instruction traces including memory data contents Grant 10,824,426 - Bartik , et al. November 3, 2 | 2020-11-03 |
High efficiency redundant array of independent memory Grant 10,824,508 - Meaney , et al. November 3, 2 | 2020-11-03 |
Sharing virtual and real translations in a virtual cache Grant 10,810,134 - Helms , et al. October 20, 2 | 2020-10-20 |
Marking to indicate memory used to back address translation structures Grant 10,802,986 - Bradbury , et al. October 13, 2 | 2020-10-13 |
Speculative data return concurrent to an exclusive invalidate request Grant 10,795,824 - Berger , et al. October 6, 2 | 2020-10-06 |
Post Completion Execution In An Out-of-order Processor Design App 20200285482 - Francois; Avery ;   et al. | 2020-09-10 |
Compute Digital Signature Authentication Verify Instruction App 20200267000 - Schwarz; Eric M. ;   et al. | 2020-08-20 |
Perform Cryptographic Computation Scalar Multiply Instruction App 20200264843 - Schwarz; Eric M. ;   et al. | 2020-08-20 |
Adjusting Thread Balancing In Response To Disruptive Complex Instruction App 20200264920 - Francois; Avery ;   et al. | 2020-08-20 |
Compute Digital Signature Authentication Sign With Encrypted Key Instruction App 20200266999 - Schwarz; Eric M. ;   et al. | 2020-08-20 |
Compute Digital Signature Authentication Sign Instruction App 20200267001 - Schwarz; Eric M. ;   et al. | 2020-08-20 |
Methods and systems for predicting virtual address Grant 10,740,248 - Campbell , et al. A | 2020-08-11 |
Method and arrangement for saving cache power Grant 10,740,240 - Jacobi , et al. A | 2020-08-11 |
Handling An Input/output Store Instruction App 20200250115 - Kind Code | 2020-08-06 |
Handling An Input/output Store Instruction App 20200249943 - Kind Code | 2020-08-06 |
Handling An Input/output Store Instruction App 20200249944 - Kind Code | 2020-08-06 |
Compression/decompression Instruction Specifying A History Buffer To Be Used In The Compression/decompression Of Data App 20200249948 - Kind Code | 2020-08-06 |
Handling An Input/output Store Instruction App 20200250112 - Kind Code | 2020-08-06 |
Loading and storing controls regulating the operation of a guarded storage facility Grant 10,732,858 - Greiner , et al. | 2020-08-04 |
Optimizing data conversion using pattern frequency Grant 10,733,199 - Helms , et al. | 2020-08-04 |
Load logical and shift guarded instruction Grant 10,725,685 - Greiner , et al. | 2020-07-28 |
Adaptive sort accelerator sharing first level processor cache Grant 10,725,738 - Jacobi , et al. | 2020-07-28 |
Hardware sort accelerator sharing first level processor cache Grant 10,719,294 - Jacobi , et al. | 2020-07-21 |
Randomized testing within transactional execution Grant 10,719,415 - Greiner , et al. | 2020-07-21 |
Cache structure using a logical directory Grant 10,713,168 - Jacobi , et al. | 2020-07-14 |
Conditional branch to an indirectly specified location Grant 10,713,048 - Greiner , et al. | 2020-07-14 |
Translation support for a virtual cache Grant 10,698,836 - Helms , et al. | 2020-06-30 |
Minimizing cache latencies using set predictors Grant 10,691,604 - Coe , et al. | 2020-06-23 |
Parallel sort accelerator sharing first level processor cache Grant 10,691,412 - Jacobi , et al. | 2020-06-23 |
Methods and Systems for Predicting Virtual Address App 20200192817 - Campbell; David ;   et al. | 2020-06-18 |
Minimizing cache latencies using set predictors Grant 10,684,951 - Coe , et al. | 2020-06-16 |
Restricted instructions in transactional execution Grant 10,684,863 - Greiner , et al. | 2020-06-16 |
Performance Optimized Congruence Class Matching For Multiple Concurrent Radix Translations App 20200174793 - Campbell; David ;   et al. | 2020-06-04 |
Conditional instruction end operation Grant 10,671,390 - Greiner , et al. | 2020-06-02 |
Reducing cache transfer overhead in a system Grant 10,671,532 - Zoellin , et al. | 2020-06-02 |
Spilling temporary results for accommodation of memory boundaries Grant 10,673,460 - Kurup , et al. | 2020-06-02 |
Speculative Data Return Concurrent To An Exclusive Invalidate Request App 20200159665 - Berger; Deanna P. ;   et al. | 2020-05-21 |
Multi-engine Address Translation Facility App 20200159670 - BRANDT; Uwe ;   et al. | 2020-05-21 |
Controlling A Rate Of Prefetching Based On Bus Bandwidth App 20200159663 - BRADBURY; Jonathan D. ;   et al. | 2020-05-21 |
Next instruction access intent instruction for indicating usage of a storage operand by one or more instructions subsequent to a next sequential instruction Grant 10,656,945 - Jacobi , et al. | 2020-05-19 |
Spin loop delay instruction Grant 10,656,950 - Busaba , et al. | 2020-05-19 |
Controlling a rate of prefetching based on bus bandwidth Grant 10,657,059 - Bradbury , et al. | 2020-05-19 |
Reducing Cache Transfer Overhead In A System App 20200151097 - Zoellin; Christian ;   et al. | 2020-05-14 |
Performance optimized congruence class matching for multiple concurrent radix translations Grant 10,649,778 - Campbell , et al. | 2020-05-12 |
Controlling Storage Accesses For Merge Operations App 20200142669 - Giamei; Bruce C. ;   et al. | 2020-05-07 |
Sort And Merge Instruction For A General-purpose Processor App 20200142696 - Giamei; Bruce C. ;   et al. | 2020-05-07 |
Migration Of Partially Completed Instructions App 20200142705 - Giamei; Bruce C. ;   et al. | 2020-05-07 |
Saving And Restoring Machine State Between Multiple Executions Of An Instruction App 20200142706 - Giamei; Bruce C. ;   et al. | 2020-05-07 |
Multi-engine address translation facility Grant 10,635,603 - Brandt , et al. | 2020-04-28 |
Controlling a rate of prefetching based on bus bandwidth Grant 10,635,592 - Bradbury , et al. | 2020-04-28 |
Hardware Sort Accelerator Sharing First Level Processor Cache App 20200125326 - Jacobi; Christian ;   et al. | 2020-04-23 |
Facility for extending exclusive hold of a cache line in private cache Grant 10,621,090 - Giamei , et al. | 2020-04-14 |
Multi-engine address translation facility Grant 10,621,105 - Brandt , et al. | 2020-04-14 |
Operating Different Processor Cache Levels App 20200110702 - Friedmann; Simon H. ;   et al. | 2020-04-09 |
Cache Management App 20200104265 - Berger; Deanna P.D. ;   et al. | 2020-04-02 |
Nontransactional store instruction Grant 10,606,597 - Greiner , et al. | 2020-03-31 |
Sharing virtual and real translations in a virtual cache Grant 10,606,762 - Helms , et al. | 2020-03-31 |
Managing backend resources via frontend steering or stalls Grant 10,599,431 - Alexander , et al. | 2020-03-24 |
Nontransactional store instruction Grant 10,599,435 - Greiner , et al. | 2020-03-24 |
Microprocessor Including An Efficiency Logic Unit App 20200089493 - Ayzenfeld; Avraham ;   et al. | 2020-03-19 |
Memory Preserving Parse Tree Based Compression With Entropy Coding App 20200089754 - Bradbury; Jonathan D. ;   et al. | 2020-03-19 |
Toggling modal transient memory access state Grant 10,592,142 - Gschwind , et al. | 2020-03-17 |
Reducing cache transfer overhead in a system Grant 10,585,800 - Zoellin , et al. | 2020-03-10 |
Operating different processor cache levels Grant 10,585,797 - Friedmann , et al. | 2020-03-10 |
Hardware Sort Accelerator Sharing First Level Processor Cache App 20200073632 - Jacobi; Christian ;   et al. | 2020-03-05 |
Parallel Sort Accelerator Sharing First Level Processor Cache App 20200073633 - Jacobi; Christian ;   et al. | 2020-03-05 |
Adaptive Sort Accelerator Sharing First Level Processor Cache App 20200073634 - Jacobi; Christian ;   et al. | 2020-03-05 |
Infinite Processor Thread Balancing App 20200073670 - ALEXANDER; GREGORY W. ;   et al. | 2020-03-05 |
Guarded storage event handling during transactional execution Grant 10,579,377 - Greiner , et al. | 2020-03-03 |
Task latency debugging in symmetric multiprocessing computer systems Grant 10,579,499 - Engler , et al. | 2020-03-03 |
Hardware sort accelerator sharing first level processor cache Grant 10,579,332 - Jacobi , et al. | 2020-03-03 |
Alignment based block concurrency for accessing memory Grant 10,579,514 - Bradbury , et al. | 2020-03-03 |
Reducing cache transfer overhead in a system Grant 10,579,525 - Zoellin , et al. | 2020-03-03 |
Determining The Effectiveness Of Prefetch Instructions App 20200065253 - Gschwind; Michael K. ;   et al. | 2020-02-27 |
Operating different processor cache levels Grant 10,572,384 - Friedmann , et al. Feb | 2020-02-25 |
Instruction to query cache residency Grant 10,572,254 - Greiner , et al. Feb | 2020-02-25 |
Infinite processor thread balancing Grant 10,558,464 - Alexander , et al. Feb | 2020-02-11 |
Configurable code fingerprint Grant 10,558,552 - Frazier , et al. Feb | 2020-02-11 |
Restricted instructions in transactional execution Grant 10,558,465 - Greiner , et al. Feb | 2020-02-11 |
Method And Arrangement For Saving Cache Power App 20200034302 - Jacobi; Christian ;   et al. | 2020-01-30 |
Method And Arrangement For Saving Cache Power App 20200034301 - Jacobi; Christian ;   et al. | 2020-01-30 |
Configurable Code Fingerprint App 20200034275 - Frazier; Giles R. ;   et al. | 2020-01-30 |
Cache management Grant 10,528,482 - Berger , et al. J | 2020-01-07 |
Method and arrangement for saving cache power Grant 10,528,472 - Jacobi , et al. J | 2020-01-07 |
Memory preserving parse tree based compression with entropy coding Grant 10,521,506 - Bradbury , et al. Dec | 2019-12-31 |
Temporarily suppressing processing of a restrained storage operand request Grant 10,521,351 - Giamei , et al. Dec | 2019-12-31 |
Determining the effectiveness of prefetch instructions Grant 10,521,350 - Gschwind , et al. Dec | 2019-12-31 |
Temporarily Suppressing Processing Of A Restrained Storage Operand Request App 20190391922 - GIAMEI; Bruce C. ;   et al. | 2019-12-26 |
Structure for microprocessor including arithmetic logic units and an efficiency logic unit Grant 10,514,911 - Ayzenfeld , et al. Dec | 2019-12-24 |
Generating design structure for microprocessor with arithmetic logic units and an efficiency logic unit Grant 10,503,503 - Ayzenfeld , et al. Dec | 2019-12-10 |
Cache Management App 20190370186 - Berger; Deanna P.D. ;   et al. | 2019-12-05 |
Generating and verifying hardware instruction traces including memory data contents Grant 10,496,405 - Bartik , et al. De | 2019-12-03 |
Saving/restoring guarded storage controls in a virtualized environment Grant 10,496,292 - Greiner , et al. De | 2019-12-03 |
Run-time instrumentation of guarded storage event processing Grant 10,496,311 - Greiner , et al. De | 2019-12-03 |
Optimizing Data Conversion Using Pattern Frequency App 20190361909 - Helms; Markus M. ;   et al. | 2019-11-28 |
Virtualized And Synchronous Access To Hardware Accelerators App 20190354409 - Belmar; Brenton F. ;   et al. | 2019-11-21 |
Conditional Instruction End Operation App 20190339973 - Greiner; Dan F. ;   et al. | 2019-11-07 |
Effectiveness And Prioritization Of Prefetches App 20190332383 - Gschwind; Michael K. ;   et al. | 2019-10-31 |
Identifying Processor Attributes Based On Detecting A Guarded Storage Event App 20190324667 - Greiner; Dan F. ;   et al. | 2019-10-24 |
Identifying processor attributes based on detecting a guarded storage event Grant 10,452,288 - Greiner , et al. Oc | 2019-10-22 |
Instruction to query cache residency Grant 10,452,395 - Greiner , et al. Oc | 2019-10-22 |
Guarded Storage Event Handling During Transactional Execution App 20190317768 - Greiner; Dan F. ;   et al. | 2019-10-17 |
Conditional Transaction End Instruction App 20190317765 - Greiner; Dan F. ;   et al. | 2019-10-17 |
Host page management using active guest page table indicators Grant 10,445,248 - Bradbury , et al. Oc | 2019-10-15 |
Program interruption filtering in transactional execution Grant 10,437,602 - Greiner , et al. O | 2019-10-08 |
Effectiveness And Prioritization Of Prefetches App 20190303157 - Gschwind; Michael K. ;   et al. | 2019-10-03 |
Next instruction access intent instruction for indicating usage of a storage operand by one or more instructions subsequent to a next sequential instruction Grant 10,430,188 - Jacobi , et al. O | 2019-10-01 |
Stream based branch prediction index accelerator with power prediction Grant 10,430,195 - Bonanno , et al. O | 2019-10-01 |
Virtualized and synchronous access to hardware accelerators Grant 10,430,246 - Belmar , et al. O | 2019-10-01 |
Program interruption filtering in transactional execution Grant 10,430,199 - Greiner , et al. O | 2019-10-01 |
Optimizing data conversion using pattern frequency Grant 10,417,252 - Helms , et al. Sept | 2019-09-17 |
Zone-sdid Mapping Scheme For Tlb Purges App 20190258588 - Brandt; Uwe ;   et al. | 2019-08-22 |
Cache directory that determines current state of a translation in a microprocessor core cache Grant 10,387,311 - Gaertner , et al. A | 2019-08-20 |
Effectiveness and prioritization of prefeteches Grant 10,379,862 - Gschwind , et al. A | 2019-08-13 |
Multi-engine address translation facility Grant 10,380,032 - Brandt , et al. A | 2019-08-13 |
Multi-engine address translation facility Grant 10,380,033 - Brandt , et al. A | 2019-08-13 |
High Efficiency Redundant Array Of Independent Memory App 20190243709 - MEANEY; Patrick J. ;   et al. | 2019-08-08 |
Method And Arrangement For Saving Cache Power App 20190243767 - Jacobi; Christian ;   et al. | 2019-08-08 |
Memory Preserving Parse Tree Based Compression With Entropy Coding App 20190243894 - Bradbury; Jonathan D. ;   et al. | 2019-08-08 |
Effectiveness and prioritization of prefetches Grant 10,372,457 - Gschwind , et al. | 2019-08-06 |
Multi-engine Address Translation Facility App 20190236025 - BRANDT; Uwe ;   et al. | 2019-08-01 |
Multi-engine Address Translation Facility App 20190236024 - BRANDT; Uwe ;   et al. | 2019-08-01 |
Generating And Verifying Hardware Instruction Traces Including Memory Data Contents App 20190235864 - BARTIK; JANE H. ;   et al. | 2019-08-01 |
Spin loop delay instruction Grant 10,365,929 - Busaba , et al. July 30, 2 | 2019-07-30 |
Suppress unnecessary mapping for scratch register Grant 10,365,928 - Alexander , et al. July 30, 2 | 2019-07-30 |
Cache Miss Thread Balancing App 20190227932 - Alexander; Gregory W. ;   et al. | 2019-07-25 |
Conditional transaction end instruction Grant 10,360,033 - Greiner , et al. | 2019-07-23 |
Virtualized And Synchronous Access To Hardware Accelerators App 20190220323 - Belmar; Brenton F. ;   et al. | 2019-07-18 |
Zone-SDID mapping scheme for TLB purges Grant 10,353,828 - Brandt , et al. July 16, 2 | 2019-07-16 |
Cache miss thread balancing Grant 10,353,817 - Alexander , et al. July 16, 2 | 2019-07-16 |
Zone-SDID mapping scheme for TLB purges Grant 10,353,827 - Brandt , et al. July 16, 2 | 2019-07-16 |
Facilitating transaction completion subsequent to repeated aborts of the transaction Grant 10,353,759 - Belmar , et al. July 16, 2 | 2019-07-16 |
Cache Directory That Determines Current State Of A Translation In A Microprocessor Core Cache App 20190213128 - Gaertner; Ute ;   et al. | 2019-07-11 |
Garbage collection facility grouping infrequently accessed data units in designated transient memory area Grant 10,339,049 - Frazier , et al. | 2019-07-02 |
Generating and verifying hardware instruction traces including memory data contents Grant 10,331,446 - Bartik , et al. | 2019-06-25 |
Lightweight interrupts for condition checking Grant 10,324,728 - Frazier , et al. | 2019-06-18 |
Garbage collection facility grouping infrequently accessed data units in designated transient memory area Grant 10,318,415 - Frazier , et al. | 2019-06-11 |
Code fingerprint-based processor malfunction detection Grant 10,318,790 - Frazier , et al. | 2019-06-11 |
Multi-cycle Key Compares For Keys And Records Of Variable Length App 20190163441 - Hagspiel; Norbert ;   et al. | 2019-05-30 |
Sorting Using Pipelined Compare Units App 20190163444 - Vogt; Jorg-Stephan ;   et al. | 2019-05-30 |
High Efficiency Redundant Array Of Independent Memory App 20190163565 - MEANEY; Patrick J. ;   et al. | 2019-05-30 |
Buffer Size Optimization In A Hierarchical Structure App 20190163442 - Hagspiel; Norbert ;   et al. | 2019-05-30 |
Memory preserving parse tree based compression with entropy coding Grant 10,303,759 - Bradbury , et al. | 2019-05-28 |
Time-slice-instrumentation facility Grant 10,303,575 - Giamei , et al. | 2019-05-28 |
High efficiency redundant array of independent memory Grant 10,303,545 - Meaney , et al. | 2019-05-28 |
Delayed allocation of an out-of-order queue entry and based on determining that the entry is unavailable, enable deadlock avoidance involving reserving one or more entries in the queue, and disabling deadlock avoidance based on expiration of a predetermined amount of time Grant 10,296,348 - Alexander , et al. | 2019-05-21 |
Selective purging of entries of structures associated with address translation in a virtualized environment Grant 10,282,305 - Borntraeger , et al. | 2019-05-07 |
Fingerprint-initiated trace extraction Grant 10,282,276 - Bradbury , et al. | 2019-05-07 |
Efficient Management Of Scratch Registers App 20190129717 - Alexander; Gregory W. ;   et al. | 2019-05-02 |
Spin loop delay instruction Grant 10,275,254 - Busaba , et al. | 2019-04-30 |
Operating different processor cache levels Grant 10,268,582 - Friedmann , et al. | 2019-04-23 |
Transaction Begin/end Instructions App 20190114201 - Greiner; Dan F. ;   et al. | 2019-04-18 |
Spin Loop Delay Instruction App 20190114175 - Busaba; Fadi Y. ;   et al. | 2019-04-18 |
Randomized Testing Within Transactional Execution App 20190114234 - Greiner; Dan F. ;   et al. | 2019-04-18 |
Reducing over-purging of structures associated with address translation using an array of tags Grant 10,241,924 - Bradbury , et al. | 2019-03-26 |
Conditional instruction end operation Grant 10,235,174 - Greiner , et al. | 2019-03-19 |
Controlling A Rate Of Prefetching Based On Bus Bandwidth App 20190079871 - Bradbury; Jonathan D. ;   et al. | 2019-03-14 |
Controlling A Rate Of Prefetching Based On Bus Bandwidth App 20190079872 - Bradbury; Jonathan D. ;   et al. | 2019-03-14 |
Method and arrangement for saving cache power Grant 10,229,061 - Jacobi , et al. | 2019-03-12 |
Randomized testing within transactional execution Grant 10,223,214 - Greiner , et al. | 2019-03-05 |
Compare And Delay Instructions App 20190050227 - Gainey, JR.; Charles W. ;   et al. | 2019-02-14 |
Minimizing Cache Latencies Using Set Predictors App 20190042468 - COE; Dwifuzi ;   et al. | 2019-02-07 |
Minimizing Cache Latencies Using Set Predictors App 20190042469 - COE; Dwifuzi ;   et al. | 2019-02-07 |
Transaction begin/end instructions Grant 10,185,588 - Greiner , et al. Ja | 2019-01-22 |
Operating Different Processor Cache Levels App 20190018771 - Friedmann; Simon H. ;   et al. | 2019-01-17 |
Operating Different Processor Cache Levels App 20190018769 - Friedmann; Simon H. ;   et al. | 2019-01-17 |
Managing Backend Resources Via Frontend Steering Or Stalls App 20190018676 - Alexander; Gregory W. ;   et al. | 2019-01-17 |
Operating Different Processor Cache Levels App 20190018770 - Friedmann; Simon H. ;   et al. | 2019-01-17 |
Configurable Code Fingerprint App 20190018757 - Frazier; Giles R. ;   et al. | 2019-01-17 |
Method And Arrangement For Saving Cache Power App 20190018780 - Jacobi; Christian ;   et al. | 2019-01-17 |
Method And Arrangement For Saving Cache Power App 20190018781 - Jacobi; Christian ;   et al. | 2019-01-17 |
Host page management using active guest page table indicators Grant 10,176,111 - Bradbury , et al. J | 2019-01-08 |
Reducing over-purging of structures associated with address translation Grant 10,169,243 - Bradbury , et al. J | 2019-01-01 |
Managing a prefetch queue based on priority indications of prefetch requests Grant 10,169,239 - Greiner , et al. J | 2019-01-01 |
Reducing purging of structures associated with address translation Grant 10,168,902 - Bradbury , et al. J | 2019-01-01 |
Compare and delay instructions Grant 10,169,038 - Gainey, Jr. , et al. J | 2019-01-01 |
Reducing Cache Transfer Overhead In A System App 20180365151 - Zoellin; Christian ;   et al. | 2018-12-20 |
Reducing Cache Transfer Overhead In A System App 20180365150 - Zoellin; Christian ;   et al. | 2018-12-20 |
Sharing Virtual And Real Translations In A Virtual Cache App 20180365164 - Helms; Markus ;   et al. | 2018-12-20 |
Translation Support For A Virtual Cache App 20180365170 - Helms; Markus ;   et al. | 2018-12-20 |
Cache Structure Using A Logical Directory App 20180365153 - Jacobi; Christian ;   et al. | 2018-12-20 |
Sharing Virtual And Real Translations In A Virtual Cache App 20180365161 - Helms; Markus ;   et al. | 2018-12-20 |
Translation Support For A Virtual Cache App 20180365172 - Helms; Markus ;   et al. | 2018-12-20 |
Cache Structure Using A Logical Directory App 20180365152 - Jacobi; Christian ;   et al. | 2018-12-20 |
Reducing Cache Transfer Overhead In A System App 20180365149 - Zoellin; Christian ;   et al. | 2018-12-20 |
Configurable code fingerprint Grant 10,157,119 - Frazier , et al. Dec | 2018-12-18 |
Zone-sdid Mapping Scheme For Tlb Purges App 20180357181 - Brandt; Uwe ;   et al. | 2018-12-13 |
Zone-sdid Mapping Scheme For Tlb Purges App 20180357182 - Brandt; Uwe ;   et al. | 2018-12-13 |
Garbage Collection Facility Grouping Infrequently Accessed Data Units In Designated Transient Memory Area App 20180349274 - FRAZIER; Giles R. ;   et al. | 2018-12-06 |
Garbage Collection Facility Grouping Infrequently Accessed Data Units In Designated Transient Memory Area App 20180349273 - FRAZIER; Giles R. ;   et al. | 2018-12-06 |
Generating And Verifying Hardware Instruction Traces Including Memory Data Contents App 20180341481 - Bartik; Jane H. ;   et al. | 2018-11-29 |
Generating And Verifying Hardware Instruction Traces Including Memory Data Contents App 20180341480 - Bartik; Jane H. ;   et al. | 2018-11-29 |
Compare and delay instructions Grant 10,120,681 - Gainey, Jr. , et al. November 6, 2 | 2018-11-06 |
Conditional Transaction End Instruction App 20180300129 - Greiner; Dan F. ;   et al. | 2018-10-18 |
Task Latency Debugging In Symmetric Multiprocessing Computer Systems App 20180285147 - Engler; Eberhard ;   et al. | 2018-10-04 |
Translating Virtual Memory Addresses To Physical Addresses App 20180276138 - BRANDT; Uwe ;   et al. | 2018-09-27 |
Translating virtual memory addresses to physical addresses Grant 10,083,124 - Brandt , et al. September 25, 2 | 2018-09-25 |
Multi-engine Address Translation Facility App 20180260336 - BRANDT; Uwe ;   et al. | 2018-09-13 |
Spin Loop Delay Instruction App 20180260228 - Busaba; Fadi Y. ;   et al. | 2018-09-13 |
Facilitating Transaction Completion Subsequent To Repeated Aborts Of The Transaction App 20180260263 - Belmar; Brenton F. ;   et al. | 2018-09-13 |
Multi-engine Address Translation Facility App 20180260337 - BRANDT; Uwe ;   et al. | 2018-09-13 |
Spin Loop Delay Instruction App 20180260226 - Busaba; Fadi Y. ;   et al. | 2018-09-13 |
Cache Miss Thread Balancing App 20180260326 - Alexander; Gregory W. ;   et al. | 2018-09-13 |
Static Operand Store Compare Dependency Checking App 20180232234 - ALEXANDER; GREGORY W. ;   et al. | 2018-08-16 |
Infinite Processor Thread Balancing App 20180225119 - Alexander; Gregory W. ;   et al. | 2018-08-09 |
Run-time Instrumentation Of Guarded Storage Event Processing App 20180203633 - Greiner; Dan F. ;   et al. | 2018-07-19 |
Guarded Storage Event Handling During Transactional Execution App 20180203697 - Greiner; Dan F. ;   et al. | 2018-07-19 |
Loading And Storing Controls Regulating The Operation Of A Guarded Storage Facility App 20180203619 - Greiner; Dan F. ;   et al. | 2018-07-19 |
Identifying Processor Attributes Based On Detecting A Guarded Storage Event App 20180203620 - Greiner; Dan F. ;   et al. | 2018-07-19 |
Saving/restoring Guarded Storage Controls In A Virtualized Environment App 20180203618 - Greiner; Dan F. ;   et al. | 2018-07-19 |
Load Logical And Shift Guarded Instruction App 20180203634 - Greiner; Dan F. ;   et al. | 2018-07-19 |
Conditional Branch To An Indirectly Specified Location App 20180203696 - Greiner; Dan F. ;   et al. | 2018-07-19 |
Conditional transaction end instruction Grant 10,025,589 - Greiner , et al. July 17, 2 | 2018-07-17 |
Temporarily Suppressing Processing Of A Restrained Storage Operand Request App 20180196754 - GIAMEI; Bruce C. ;   et al. | 2018-07-12 |
Facility For Extending Exclusive Hold Of A Cache Line In Private Cache App 20180196751 - GIAMEI; Bruce C. ;   et al. | 2018-07-12 |
Time-slice-instrumentation Facility App 20180196727 - GIAMEI; Bruce C. ;   et al. | 2018-07-12 |
Transaction abort instruction specifying a reason for abort Grant 9,996,360 - Greiner , et al. June 12, 2 | 2018-06-12 |
Selectively controlling instruction execution in transactional processing Grant 9,983,882 - Greiner , et al. May 29, 2 | 2018-05-29 |
Transaction abort instruction specifying a reason for abort Grant 9,983,883 - Greiner , et al. May 29, 2 | 2018-05-29 |
Facilitating transaction completion subsequent to repeated aborts of the transaction Grant 9,983,915 - Belmar , et al. May 29, 2 | 2018-05-29 |
Selectively controlling instruction execution in transactional processing Grant 9,983,881 - Greiner , et al. May 29, 2 | 2018-05-29 |
Coherence protocol augmentation to indicate transaction status Grant 9,971,626 - Busaba , et al. May 15, 2 | 2018-05-15 |
Instruction to load data up to a dynamically determined memory boundary Grant 9,959,118 - Bradbury , et al. May 1, 2 | 2018-05-01 |
Instruction to load data up to a specified memory boundary indicated by the instruction Grant 9,959,117 - Bradbury , et al. May 1, 2 | 2018-05-01 |
Instruction to load data up to a dynamically determined memory boundary Grant 9,952,862 - Bradbury , et al. April 24, 2 | 2018-04-24 |
Restricted Instructions In Transactional Execution App 20180107488 - Greiner; Dan F. ;   et al. | 2018-04-19 |
Structure for reducing power consumption for memory device Grant 9,946,589 - Alexander , et al. April 17, 2 | 2018-04-17 |
Instruction to load data up to a specified memory boundary indicated by the instruction Grant 9,946,542 - Bradbury , et al. April 17, 2 | 2018-04-17 |
Structure for reducing power consumption for memory device Grant 9,946,588 - Alexander , et al. April 17, 2 | 2018-04-17 |
Programmable code fingerprint Grant 9,946,521 - Frazier , et al. April 17, 2 | 2018-04-17 |
Restricted Instructions In Transactional Execution App 20180101386 - Greiner; Dan F. ;   et al. | 2018-04-12 |
Load and store ordering for a strongly ordered simultaneous multithreading core Grant 9,940,264 - Alexander , et al. April 10, 2 | 2018-04-10 |
Toggling Modal Transient Memory Access State App 20180095660 - Gschwind; Michael K. ;   et al. | 2018-04-05 |
Effectiveness And Prioritization Of Prefetches App 20180074826 - GSCHWIND; Michael K. ;   et al. | 2018-03-15 |
Alignment Based Block Concurrency For Accessing Memory App 20180074950 - Bradbury; Jonathan D. ;   et al. | 2018-03-15 |
Host Page Management Using Active Guest Page Table Indicators App 20180067868 - Bradbury; Jonathan D. ;   et al. | 2018-03-08 |
Alignment based block concurrency for accessing memory Grant 9,910,769 - Bradbury , et al. March 6, 2 | 2018-03-06 |
Instruction To Query Cache Residency App 20180060241 - Greiner; Dan F. ;   et al. | 2018-03-01 |
Alignment based block concurrency for accessing memory Grant 9,904,618 - Bradbury , et al. February 27, 2 | 2018-02-27 |
Resource mapping in multi-threaded central processor units Grant 9,898,348 - Alexander , et al. February 20, 2 | 2018-02-20 |
Load and store ordering for a strongly ordered simultaneous multithreading core Grant 9,886,397 - Alexander , et al. February 6, 2 | 2018-02-06 |
Resource mapping in multi-threaded central processor units Grant 9,886,327 - Alexander , et al. February 6, 2 | 2018-02-06 |
Managing A Prefetch Queue Based On Priority Indications Of Prefetch Requests App 20180024929 - Greiner; Dan F. ;   et al. | 2018-01-25 |
Instruction To Query Cache Residency App 20180024933 - Greiner; Dan F. ;   et al. | 2018-01-25 |
Determining The Effectiveness Of Prefetch Instructions App 20180024836 - Gschwind; Michael K. ;   et al. | 2018-01-25 |
Selective Purging Of Entries Of Structures Associated With Address Translation In A Virtualized Environment App 20180018284 - Borntraeger; Christian ;   et al. | 2018-01-18 |
Host Page Management Using Active Guest Page Table Indicators App 20180018280 - Bradbury; Jonathan D. ;   et al. | 2018-01-18 |
Reducing Over-purging Of Structures Associated With Address Translation App 20180018275 - Bradbury; Jonathan D. ;   et al. | 2018-01-18 |
Marking To Indicate Memory Used To Back Address Translation Structures App 20180018281 - Bradbury; Jonathan D. ;   et al. | 2018-01-18 |
Reducing Purging Of Structures Associated With Address Translation App 20180018093 - Bradbury; Jonathan D. ;   et al. | 2018-01-18 |
Reducing Over-purging Of Structures Associated With Address Translation Using An Array Of Tags App 20180018278 - Bradbury; Jonathan D. ;   et al. | 2018-01-18 |
Selective Purging Of Guest Entries Of Structures Associated With Address Translation App 20180018283 - Borntraeger; Christian ;   et al. | 2018-01-18 |
Restricted instructions in transactional execution Grant 9,858,082 - Greiner , et al. January 2, 2 | 2018-01-02 |
Effectiveness And Prioritization Of Prefeteches App 20170371666 - Gschwind; Michael K. ;   et al. | 2017-12-28 |
Stream Based Branch Prediction Index Accelerator With Power Prediction App 20170371671 - Bonanno; James J. ;   et al. | 2017-12-28 |
Restricted instructions in transactional execution Grant 9,851,978 - Greiner , et al. December 26, 2 | 2017-12-26 |
Dynamic management of virtual memory blocks exempted from cache memory access Grant 9,836,405 - Bradbury , et al. December 5, 2 | 2017-12-05 |
Coherence protocol augmentation to indicate transaction status Grant 9,817,693 - Busaba , et al. November 14, 2 | 2017-11-14 |
Transaction abort processing Grant 9,811,337 - Greiner , et al. November 7, 2 | 2017-11-07 |
Speculative branch handling for transaction abort Grant 9,792,124 - Billeci , et al. October 17, 2 | 2017-10-17 |
Saving/restoring selected registers in transactional processing Grant 9,792,125 - Greiner , et al. October 17, 2 | 2017-10-17 |
Selectively controlling instruction execution in transactional processing Grant 9,772,854 - Greiner , et al. September 26, 2 | 2017-09-26 |
Transactional processing Grant 9,766,925 - Greiner , et al. September 19, 2 | 2017-09-19 |
Efficient interruption routing for a multithreaded processor Grant 9,760,511 - Bradbury , et al. September 12, 2 | 2017-09-12 |
Facilitating transaction completion subsequent to repeated aborts of the transaction Grant 9,740,549 - Belmar , et al. August 22, 2 | 2017-08-22 |
Constrained transaction execution Grant 9,740,521 - Greiner , et al. August 22, 2 | 2017-08-22 |
Dynamic cache memory management with translation lookaside buffer protection Grant 9,727,484 - Bradbury , et al. August 8, 2 | 2017-08-08 |
Dynamic Management Of Virtual Memory Blocks Exempted From Cache Memory Access App 20170220475 - Bradbury; Jonathan D. ;   et al. | 2017-08-03 |
Dynamic Cache Memory Management With Cache Pollution Avoidance App 20170220479 - Bradbury; Jonathan D. ;   et al. | 2017-08-03 |
Dynamic Cache Memory Management With Translation Lookaside Buffer Protection App 20170220484 - Bradbury; Jonathan D. ;   et al. | 2017-08-03 |
Uncorrectable memory errors in pipelined CPUs Grant 9,720,764 - Billeci , et al. August 1, 2 | 2017-08-01 |
Generating time-of-day values without causing execution stalls Grant 9,720,441 - Engler , et al. August 1, 2 | 2017-08-01 |
Method for detecting end of record in variable length coded bit stream Grant 9,716,515 - Bhattacharjee , et al. July 25, 2 | 2017-07-25 |
Configurable Code Fingerprint App 20170192800 - FRAZIER; Giles R. ;   et al. | 2017-07-06 |
Programmable Code Fingerprint App 20170192757 - FRAZIER; Giles R. ;   et al. | 2017-07-06 |
Behavior Based Code Recompilation Triggering Scheme App 20170192760 - Bradbury; Jonathan D. ;   et al. | 2017-07-06 |
Code Fingerprint-based Processor Malfunction Detection App 20170193274 - Frazier; Giles R. ;   et al. | 2017-07-06 |
Lightweight Interrupts For Condition Checking App 20170177372 - Frazier; Giles R. ;   et al. | 2017-06-22 |
Method For Detecting End Of Record In Variable Length Coded Bit Stream App 20170170844 - Bhattacharjee; Deepankar ;   et al. | 2017-06-15 |
Fingerprint-initiated Trace Extraction App 20170161173 - Bradbury; Jonathan D. ;   et al. | 2017-06-08 |
Memory Preserving Parse Tree Based Compression With Entropy Coding App 20170163283 - BRADBURY; Jonathan D. ;   et al. | 2017-06-08 |
Memory Preserving Parse Tree Based Compression With Entropy Coding App 20170161362 - BRADBURY; Jonathan D. ;   et al. | 2017-06-08 |
Conditional Instruction End Operation App 20170139711 - Greiner; Dan F. ;   et al. | 2017-05-18 |
Conditional Instruction End Operation App 20170132005 - Greiner; Dan F. ;   et al. | 2017-05-11 |
Alignment Based Block Concurrency For Accessing Memory App 20170123967 - Bradbury; Jonathan D. ;   et al. | 2017-05-04 |
Ras Evaluation For Circuit Element App 20170116362 - Jacobi; Christian ;   et al. | 2017-04-27 |
Store Forwarding Cache App 20170083445 - Alexander; Khary J. ;   et al. | 2017-03-23 |
Parallel Execution Mechanism and Operating Method Thereof App 20170024249 - Jacobi; Christian ;   et al. | 2017-01-26 |
Restricted Instructions In Transactional Execution App 20160357553 - Greiner; Dan F. ;   et al. | 2016-12-08 |
Storing A System-absolute Address (saa) In A First Level Translation Look-aside Buffer (tlb) App 20160357685 - ALEXANDER; KHARY J. ;   et al. | 2016-12-08 |
Restricted Instructions In Transactional Execution App 20160357570 - Greiner; Dan F. ;   et al. | 2016-12-08 |
Store Forwarding Cache App 20160357679 - Alexander; Khary J. ;   et al. | 2016-12-08 |
Transaction Abort Instruction App 20160350129 - Greiner; Dan F. ;   et al. | 2016-12-01 |
Transaction Abort Instruction App 20160350128 - Greiner; Dan F. ;   et al. | 2016-12-01 |
Speculative Branch Handling For Transaction Abort App 20160350125 - Billeci; Michael ;   et al. | 2016-12-01 |
Conditional Transaction End Instruction App 20160342416 - Greiner; Dan F. ;   et al. | 2016-11-24 |
Randomized Testing Within Transactional Execution App 20160306718 - Greiner; Dan F. ;   et al. | 2016-10-20 |
Saving/restoring Selected Registers In Transactional Processing App 20160266907 - Greiner; Dan F. ;   et al. | 2016-09-15 |
Instruction To Load Data Up To A Dynamically Determined Memory Boundary App 20160266903 - BRADBURY; Jonathan D. ;   et al. | 2016-09-15 |
Transaction Begin/end Instructions App 20160266927 - Greiner; Dan F. ;   et al. | 2016-09-15 |
Instruction To Load Data Up To A Dynamically Determined Memory Boundary App 20160266904 - BRADBURY; Jonathan D. ;   et al. | 2016-09-15 |
Single-thread Cache Miss Rate Estimation App 20160246716 - Bonanno; James J. ;   et al. | 2016-08-25 |
Store Forwarding Cache App 20160246729 - Alexander; Khary J. ;   et al. | 2016-08-25 |
Single-thread Cache Miss Rate Estimation App 20160246722 - Bonanno; James J. ;   et al. | 2016-08-25 |
Speculative Branch Handling For Transaction Abort App 20160239301 - Billeci; Michael ;   et al. | 2016-08-18 |
Speculative Branch Handling For Transaction Abort App 20160239310 - Billeci; Michael ;   et al. | 2016-08-18 |
Management Of Tracking Queues Used In Out-of-order Processing Within Computing Environments App 20160239311 - Alexander; Khary J. ;   et al. | 2016-08-18 |
Store Forwarding Cache App 20160232098 - Alexander; Khary J. ;   et al. | 2016-08-11 |
Store Forwarding Cache App 20160232101 - Alexander; Khary J. ;   et al. | 2016-08-11 |
Hierarchical Cache Structure And Handling Thereof App 20160224467 - Habermann; Christian ;   et al. | 2016-08-04 |
Transaction Abort Processing App 20160216968 - Greiner; Dan F. ;   et al. | 2016-07-28 |
Instruction To Load Data Up To A Specified Memory Boundary Indicated By The Instruction App 20160202978 - BRADBURY; Jonathan D. ;   et al. | 2016-07-14 |
Sharing Program Interrupt Logic in a Multithreaded Processor App 20160196144 - Alexander; Khary J. ;   et al. | 2016-07-07 |
Storing A System-absolute Address (saa) In A First Level Translation Look-aside Buffer (tlb) App 20160188488 - ALEXANDER; KHARY J. ;   et al. | 2016-06-30 |
Design Structure For Reducing Power Consumption For Memory Device App 20160179634 - Alexander; Gregory W. ;   et al. | 2016-06-23 |
Design Structure For Reducing Power Consumption For Memory Device App 20160179160 - Alexander; Gregory W. ;   et al. | 2016-06-23 |
Sharing Program Interrupt Logic In A Multithreaded Processor App 20160170768 - Alexander; Khary J. ;   et al. | 2016-06-16 |
Alignment Based Block Concurrency For Accessing Memory App 20160162400 - Bradbury; Jonathan D. ;   et al. | 2016-06-09 |
Alignment Based Block Concurrency For Accessing Memory App 20160162401 - Bradbury; Jonathan D. ;   et al. | 2016-06-09 |
Structure For Microprocessor Arithmetic Logic Units App 20160147530 - Ayzenfeld; Avraham ;   et al. | 2016-05-26 |
Design Structure For Microprocessor Arithmetic Logic Units App 20160147531 - Ayzenfeld; Avraham ;   et al. | 2016-05-26 |
Instruction To Load Data Up To A Specified Memory Boundary Indicated By The Instruction App 20160147533 - BRADBURY; Jonathan D. ;   et al. | 2016-05-26 |
Nontransactional Store Instruction App 20160124748 - Greiner; Dan F. ;   et al. | 2016-05-05 |
Optimizing Data Conversion Using Pattern Frequency App 20160125055 - Helms; Markus M. ;   et al. | 2016-05-05 |
Optimizing Data Conversion Using Pattern Frequency App 20160124732 - Helms; Markus M. ;   et al. | 2016-05-05 |
Resource Mapping In Multi-threaded Central Processor Units App 20160117193 - Alexander; Khary J. ;   et al. | 2016-04-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.