Iyer; Subramanian K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Iyer; Subramanian K..The latest application filed is for "validating one or more circuits using one or more grids".

Company Profile

0.8.8

Iyer; Subramanian K. - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Validating one or more circuits using one or more grids Grant 8,181,132 - Jain , et al. May 15, 2	2012-05-15
System and method for evaluating an erroneous state associated with a target circuit Grant 7,788,556 - Jain , et al. August 31, 2	2010-08-31
Validating One or More Circuits Using One or More Grids App 20090210212 - Jain; Jawahar ; et al.	2009-08-20
Circuit verification Grant 7,571,403 - Jain , et al. August 4, 2	2009-08-04
Validating one or more circuits using one of more grids Grant 7,546,563 - Jain , et al. June 9, 2	2009-06-09
Validating one or more circuits using one or more grids App 20080072190 - Jain; Jawahar ; et al.	2008-03-20
Determining one or more reachable states in a circuit using distributed computing and one or more partitioned data structures Grant 7,216,312 - Jain , et al. May 8, 2	2007-05-08
Circuit Verification App 20060173666 - Jain; Jawahar ; et al.	2006-08-03
System and method for executing image computation associated with a target circuit Grant 7,032,197 - Jain , et al. April 18, 2	2006-04-18
Circuit verification Grant 7,028,279 - Jain , et al. April 11, 2	2006-04-11
System and method for verifying a plurality of states associated with a target circuit Grant 6,904,578 - Jain , et al. June 7, 2	2005-06-07
Determining one or more reachable states in a circuit using distributed computing and one or more partitioned data structures App 20040199887 - Jain, Jawahar ; et al.	2004-10-07
Circuit verification App 20040093571 - Jain, Jawahar ; et al.	2004-05-13
System and method for evaluating an erroneous state associated with a target circuit App 20040093541 - Jain, Jawahar ; et al.	2004-05-13
System and method for executing image computation associated with a target circuit App 20040093572 - Jain, Jawahar ; et al.	2004-05-13
System and method for verifying a plurality of states associated with a target circuit App 20040093570 - Jain, Jawahar ; et al.	2004-05-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.