Iwasa; Shigeaki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Iwasa; Shigeaki.The latest application filed is for "virtual address cache memory, processor and multiprocessor".

Company Profile

0.12.11

Iwasa; Shigeaki - Kanagawa JP
Iwasa; Shigeaki - Kawasaki-shi JP
Iwasa; Shigeaki - Kanagawa-ken JP
Iwasa; Shigeaki - Kawasaki JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Virtual address cache memory, processor and multiprocessor Grant 9,081,711 - Yasufuku , et al. July 14, 2	2015-07-14
Effective address cache memory, processor and effective address caching method Grant 8,949,572 - Kurosawa , et al. February 3, 2	2015-02-03
Virtual Address Cache Memory, Processor And Multiprocessor App 20140164702 - Yasufuku; Kenta ; et al.	2014-06-12
Memory System App 20140082263 - Iwasa; Shigeaki ; et al.	2014-03-20
Virtual address cache memory, processor and multiprocessor Grant 8,607,024 - Yasufuku , et al. December 10, 2	2013-12-10
Systems and methods for performing fixed-point fractional multiplication operations in a SIMD processor Grant 8,332,447 - Iwasa December 11, 2	2012-12-11
Systems and methods for transferring data to maintain preferred slot positions in a bi-endian processor Grant 8,145,804 - Flachs , et al. March 27, 2	2012-03-27
Virtual Address Cache Memory, Processor And Multiprocessor App 20110231593 - YASUFUKU; Kenta ; et al.	2011-09-22
Systems and Methods for Transferring Data to Maintain Preferred Slot Positions in a Bi-endian Processor App 20110072170 - Flachs; Brian King ; et al.	2011-03-24
Systems and Methods for Performing Fixed-Point Fractional Multiplication Operations in a SIMD Processor App 20110060781 - Iwasa; Shigeaki	2011-03-10
Set Associative Cache Apparatus, Set Associative Cache Method And Processor System App 20100100684 - Kurosawa; Yasuhiko ; et al.	2010-04-22
Effective Address Cache Memory, Processor And Effective Address Caching Method App 20100100685 - Kurosawa; Yasuhiko ; et al.	2010-04-22
Semiconductor integrated circuit and the same checking method Grant 7,657,798 - Kushiyama , et al. February 2, 2	2010-02-02
Semiconductor integrated circuit and the same checking method App 20070226552 - Kushiyama; Natsuki ; et al.	2007-09-27
Emulator, a data processing system including an emulator, and method of emulation for testing a system Grant 6,742,142 - Takasugi , et al. May 25, 2	2004-05-25
Computer system App 20030061529 - Iwasa, Shigeaki	2003-03-27
Emulator and method of emulation for testing a system App 20010016922 - Takasugi, Mikio ; et al.	2001-08-23
Distributed shared-memory multiprocessor system with reduced traffic on shared bus Grant 5,522,058 - Iwasa , et al. May 28, 1	1996-05-28
Hierarchical cache memory apparatus Grant 5,241,641 - Iwasa , et al. August 31, 1	1993-08-31
Computer and method for performing immediate calculation by utilizing the computer Grant 5,177,701 - Iwasa January 5, 1	1993-01-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.