Ito; Shigemasa

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ito; Shigemasa.The latest application filed is for "semiconductor memory device, method of operating semiconductor memory device, and memory system".

Company Profile

0.8.8

Ito; Shigemasa - Kawasaki JP
Ito, Shigemasa - Kasugai JP
Ito, Shigemasa - Kasugai-shi JP
Ito; Shigemasa - Tokyo JA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor memory device, method of operating semiconductor memory device, and memory system Grant 7,995,414 - Ito August 9, 2	2011-08-09
Semiconductor Memory Device, Method Of Operating Semiconductor Memory Device, And Memory System App 20090245003 - ITO; Shigemasa	2009-10-01
Semiconductor memory Grant 7,315,481 - Ito January 1, 2	2008-01-01
Semiconductor memory device with shift register-based refresh address generation circuit Grant 7,286,434 - Mori , et al. October 23, 2	2007-10-23
Semiconductor memory device with reliable fuse circuit Grant 7,227,801 - Kikutake , et al. June 5, 2	2007-06-05
Semiconductor memory device with shift register-based refresh address generation circuit Grant 7,145,825 - Mori , et al. December 5, 2	2006-12-05
Semiconductor memory device with shift register-based refresh address generation circuit App 20060256638 - Mori; Kaoru ; et al.	2006-11-16
Semiconductor memory App 20060203588 - Ito; Shigemasa	2006-09-14
Semiconductor memory device with reliable fuse circuit App 20050190618 - Kikutake, Akira ; et al.	2005-09-01
Semiconductor memory device with shift register-based refresh address generation circuit App 20040184323 - Mori, Kaoru ; et al.	2004-09-23
Control circuit and semiconductor memory device App 20020145929 - Ito, Shigemasa	2002-10-10
Synchronous semiconductor memory apparatus and input information latch control method thereof App 20020027829 - Higashiho, Mitsuhiro ; et al.	2002-03-07
Semiconductor device, semiconductor memory device and test-mode entry method App 20010017804 - Ito, Shigemasa	2001-08-30
Semiconductor integrated circuit device having built-in step-down circuit for stepping down external power supply voltage Grant 5,675,280 - Nomura , et al. October 7, 1	1997-10-07
Semiconductor memory device having self-refresh function Grant 5,499,213 - Niimi , et al. March 12, 1	1996-03-12
Silver Halide Photosensitive Materials For Color Photography Grant 3,847,613 - Sakazume , et al. November 12, 1	1974-11-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.