Ito; Mitsumi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ito; Mitsumi.The latest application filed is for "method of designing semiconductor integrated circuit, designing apparatus, semiconductor integrated circuit system, semiconductor integrated circuit mounting substrate, package and semiconductor integrated circuit".

Company Profile

0.7.10

Ito; Mitsumi - Kyoto JP
Ito; Mitsumi - Nagaokakyo JP
Ito; Mitsumi - Nagaokakyo-shi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method Of Designing Semiconductor Integrated Circuit, Designing Apparatus, Semiconductor Integrated Circuit System, Semiconductor Integrated Circuit Mounting Substrate, Package And Semiconductor Integrated Circuit App 20110012260 - TOKUNAGA; Shinya ; et al.	2011-01-20
Method of designing semiconductor integrated circuit, designing apparatus, semiconductor integrated circuit system, semiconductor integrated circuit mounting substrate, package and semiconductor integrated circuit Grant 7,831,949 - Tokunaga , et al. November 9, 2	2010-11-09
Method of fabricating a semiconductor device and a method of generating a mask pattern Grant 7,707,523 - Mukai , et al. April 27, 2	2010-04-27
Method of designing semiconductor integrated circuit, designing apparatus, semiconductor integrated circuit system, semiconductor integrated circuit mounting substrate, package and semiconductor integrated circuit App 20080022252 - Tokunaga; Shinya ; et al.	2008-01-24
Area ratio/occupancy ratio verification method and pattern generation method Grant 7,269,807 - Shimada , et al. September 11, 2	2007-09-11
Semiconductor device, method of generating pattern for semiconductor device, method of manufacturing semiconductor device and device of generating pattern used for semiconductor device Grant 7,171,645 - Ito , et al. January 30, 2	2007-01-30
Method of fabricating a semiconductor device and a method of generating a mask pattern App 20070020880 - Mukai; Kiyohito ; et al.	2007-01-25
Semiconductor device in which LSI chip is arranged on package substrate in flipped condition and substrate wiring designing method App 20060237852 - Ito; Mitsumi ; et al.	2006-10-26
Method of fabricating a semiconductor device and a method of generating a mask pattern Grant 7,115,478 - Mukai , et al. October 3, 2	2006-10-03
Semiconductor device, method of generating pattern for semiconductor device, method of manufacturing semiconductor device and device for generating pattern used for semiconductor device Grant 7,062,732 - Ito , et al. June 13, 2	2006-06-13
Area ratio/occupancy ratio verification method and pattern generation method App 20050172248 - Shimada, Junichi ; et al.	2005-08-04
Pattern analysis method and pattern analysis apparatus App 20050141764 - Tohyama, Yoko ; et al.	2005-06-30
Semiconductor device, method of generating pattern for semiconductor device, method of manufacturing semiconductor device and device of generating pattern used for semiconductor device App 20040139412 - Ito, Mitsumi ; et al.	2004-07-15
Semiconductor device, method of generating pattern for semiconductor device, method of manufacturing semiconductor device and device for generating pattern used for semiconductor device App 20040102034 - Ito, Mitsumi ; et al.	2004-05-27
Method of fabricating a semiconductor device and a method of generating a mask pattern App 20040083445 - Mukai, Kiyohito ; et al.	2004-04-29
Semiconductor device, method of creating pattern of the same, method of manufacturing the same, and apparatus for creating pattern of the same App 20020109205 - Sawada, Masatoshi ; et al.	2002-08-15
Pattern forming method Grant 6,434,730 - Ito , et al. August 13, 2	2002-08-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.