Itagaki; Daishin
Patent Applications and Registrations
Patent applications and USPTO patent grants for Itagaki; Daishin.The latest application filed is for "method and design system for semiconductor integrated circuit".
- Itagaki; Daishin - Kanagawa JP
| Patent | Date |
|---|---|
| Method and design system for semiconductor integrated circuit Grant 8,312,408 - Itagaki November 13, 2 | 2012-11-13 |
| Method and system for designing semiconductor integrated circuit providing dummy pattern in divided layout region Grant 8,032,856 - Itagaki October 4, 2 | 2011-10-04 |
| Method of placing wires Grant 7,877,709 - Itagaki January 25, 2 | 2011-01-25 |
| Method and design system for semiconductor integrated circuit App 20100306727 - Itagaki; Daishin | 2010-12-02 |
| Method and system for designing semiconductor integrated circuit providing dummy pattern in divided layout region App 20090055792 - Itagaki; Daishin | 2009-02-26 |
| Method Of Placing Wires App 20080233732 - ITAGAKI; Daishin | 2008-09-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 