loadpatents
Patent applications and USPTO patent grants for Isono; Keiichi.The latest application filed is for "integrated circuits with sidewall nitridation".
Patent | Date |
---|---|
Integrated circuits with sidewall nitridation Grant 8,853,763 - Pham , et al. October 7, 2 | 2014-10-07 |
Integrated Circuits With Sidewall Nitridation App 20120326220 - Pham; Tuan ;   et al. | 2012-12-27 |
Integrated circuit fabrication using sidewall nitridation processes Grant 8,288,293 - Pham , et al. October 16, 2 | 2012-10-16 |
Image processing apparatus that obtains a ruled line from a multi-value image Grant 8,260,057 - Hasegawa , et al. September 4, 2 | 2012-09-04 |
Integrated Circuits And Fabrication Using Sidewall Nitridation Processes App 20100270608 - Pham; Tuan ;   et al. | 2010-10-28 |
Image processing apparatus, image processing method, and computer program product App 20090016613 - Hasegawa; Fumihiro ;   et al. | 2009-01-15 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.