loadpatents
name:-0.00035190582275391
name:-0.017357110977173
name:-0.00040507316589355
Isobe; Tadaaki Patent Filings

Isobe; Tadaaki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Isobe; Tadaaki.The latest application filed is for "parallel processor synchronization and coherency control method and system".

Company Profile
0.14.0
  • Isobe; Tadaaki - Hadano JP
  • Isobe; Tadaaki - Kanagawa JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Parallel processor synchronization and coherency control method and system
Grant 6,263,406 - Uwano , et al. July 17, 2
2001-07-17
Data transmission apparatus and method
Grant 6,078,623 - Isobe , et al. June 20, 2
2000-06-20
Processing instructions up to load instruction after executing sync flag monitor instruction during plural processor shared memory store/load access synchronization
Grant 5,968,135 - Teramoto , et al. October 19, 1
1999-10-19
Priority control with concurrent switching of priorities of vector processors, for plural priority circuits for memory modules shared by the vector processors
Grant 5,857,110 - Sakakibara , et al. January 5, 1
1999-01-05
Data-transmitter-receiver
Grant 5,822,329 - Nakajima , et al. October 13, 1
1998-10-13
Parallel processor system with a broadcast message serializing circuit provided within a network
Grant 5,822,605 - Higuchi , et al. October 13, 1
1998-10-13
Data transmitter-receiver
Grant 5,729,550 - Nakajima , et al. March 17, 1
1998-03-17
Interprocessor priority control system for multivector processor
Grant 5,617,575 - Sakakibara , et al. April 1, 1
1997-04-01
Memory device having a plurality of sets of data buffers
Grant 5,602,781 - Isobe February 11, 1
1997-02-11
Memory control device with vector processors and a scalar processor
Grant 5,475,849 - Ando , et al. December 12, 1
1995-12-12
Store control method with hierarchic priority scheme for computer system
Grant 5,432,920 - Yazawa , et al. July 11, 1
1995-07-11
Multiprocessor computer system with dedicated synchronizing cache
Grant 5,293,602 - Fukagawa , et al. March 8, 1
1994-03-08
Control system for vector processor with serialization instruction for memory accesses for pipeline operation
Grant 5,060,148 - Isobe , et al. October 22, 1
1991-10-22
Storage control method and apparatus
Grant 4,843,543 - Isobe June 27, 1
1989-06-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed