Ishihara; Fujio
Patent Applications and Registrations
Patent applications and USPTO patent grants for Ishihara; Fujio.The latest application filed is for "semiconductor integrated circuit device and method of designing thereof".
- Ishihara; Fujio - Tokyo JP
| Patent | Date |
|---|---|
| Semiconductor integrated circuit device having clock buffers and method for arranging the clock buffers on the device Grant 7,685,552 - Ishihara , et al. March 23, 2 | 2010-03-23 |
| Semiconductor Integrated Circuit Device And Method Of Designing Thereof App 20070240087 - ISHIHARA; Fujio ; et al. | 2007-10-11 |
| Phase detector, clock distribution circuit, and LSI Grant 7,102,406 - Ishihara September 5, 2 | 2006-09-05 |
| Phase detector, clock distribution circuit, and LSI App 20050099208 - Ishihara, Fujio | 2005-05-12 |
| Logic storing circuit and logic circuit Grant 5,880,613 - Ishihara March 9, 1 | 1999-03-09 |
| Elastic surface wave propagation device Grant 3,987,377 - Kuroda , et al. October 19, 1 | 1976-10-19 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 