Ishibashi; Shigeru

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ishibashi; Shigeru.The latest application filed is for "semiconductor device and method of manufacturing the same".

Company Profile

0.10.9

Ishibashi; Shigeru - Kawasaki JP
Ishibashi; Shigeru - Kawasaki-shi JP
Ishibashi; Shigeru - Yokohama JP
Ishibashi, Shigeru - Yokohama-shi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Nonvolatile semiconductor memory has resistors including electrode layer formed on low resistance layer adjacent to mask film Grant 8,154,085 - Ishibashi April 10, 2	2012-04-10
Semiconductor device and method of manufacturing the same Grant 7,816,201 - Kato , et al. October 19, 2	2010-10-19
Semiconductor integrated circuit with connecting lines for connecting conductive lines of a memory cell array to a driver Grant 7,721,239 - Kato , et al. May 18, 2	2010-05-18
Semiconductor memory device which includes stacked gate having charge accumulation layer and control gate Grant 7,643,345 - Ishibashi January 5, 2	2010-01-05
Semiconductor Device And Method Of Manufacturing The Same App 20090275181 - Kato; Yoshiko ; et al.	2009-11-05
Nonvolatile semiconductor memory with dummy cell which is absence of a source/drain region Grant 7,606,073 - Ishibashi , et al. October 20, 2	2009-10-20
Alignment sensing method for semiconductor device Grant 7,586,202 - Hoshi , et al. September 8, 2	2009-09-08
Semiconductor device and method of manufacturing the same Grant 7,569,898 - Kato , et al. August 4, 2	2009-08-04
Semiconductor Memory Device Which Includes Stacked Gate Having Charge Accumulation Layer And Control Gate App 20080158964 - ISHIBASHI; Shigeru	2008-07-03
Nonvolatile Semiconductor Memory With Dummy Cell Which Is Absence Of A Source/drain Region App 20080055978 - Ishibashi; Shigeru ; et al.	2008-03-06
Nonvolatile Semiconductor Memory And Method Of Manufacturing The Same App 20070267685 - ISHIBASHI; Shigeru	2007-11-22
Semiconductor Device And Method Of Manufacturing The Same App 20070187797 - KATO; Yoshiko ; et al.	2007-08-16
Semiconductor Integrated Circuit App 20070170589 - Kato; Yoshiko ; et al.	2007-07-26
Semiconductor memory having a pillar type trench dram cell Grant 6,858,893 - Ishibashi February 22, 2	2005-02-22
Dynamic semiconductor memory device having a trench capacitor Grant 6,720,606 - Nitayama , et al. April 13, 2	2004-04-13
Semiconductor memory provided with vertical transistor and method of manufacturing the same Grant 6,696,713 - Ishibashi February 24, 2	2004-02-24
Semiconductor memory App 20030151068 - Ishibashi, Shigeru	2003-08-14
Semiconductor device and alignment sensing method for semiconductor device App 20020180067 - Hoshi, Kenji ; et al.	2002-12-05
Semiconductor memory provided with vertical transistor and method of manufacturing the same App 20010052614 - Ishibashi, Shigeru	2001-12-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.