loadpatents
name:-0.03742504119873
name:-0.020848035812378
name:-0.010724067687988
Irby; Joel Thornton Patent Filings

Irby; Joel Thornton

Patent Applications and Registrations

Patent applications and USPTO patent grants for Irby; Joel Thornton.The latest application filed is for "3d storage architecture with tier-specific controls".

Company Profile
5.8.6
  • Irby; Joel Thornton - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
3d Storage Architecture With Tier-specific Controls
App 20220122655 - Mathur; Rahul ;   et al.
2022-04-21
Three-dimensional integrated circuit test and improved thermal dissipation
Grant 11,081,469 - Sinha , et al. August 3, 2
2021-08-03
Non-volatile Memory On Chip
App 20210133027 - IRBY; Joel Thornton ;   et al.
2021-05-06
Tamper Detection and Response Techniques
App 20210097173 - Randall; Joshua ;   et al.
2021-04-01
Three-dimensional Integrated Circuit Test And Improved Thermal Dissipation
App 20210091041 - SINHA; Saurabh Pijuskumar ;   et al.
2021-03-25
Multi-die integrated circuits with improved testability
Grant 10,825,745 - Sinha , et al. November 3, 2
2020-11-03
Method and apparatus for memory wear leveling
Grant 10,761,976 - Bhargava , et al. Sep
2020-09-01
Method, system and device for memory device operation
Grant 10,521,338 - Irby , et al. Dec
2019-12-31
Method, System And Device For Memory Device Operation
App 20180349264 - Irby; Joel Thornton ;   et al.
2018-12-06
Method And Apparatus For Memory Wear Leveling
App 20180150389 - BHARGAVA; Mudit ;   et al.
2018-05-31
Fast quasi-parity checker for correlated electron switch (CES) memory array
Grant 9,953,726 - Irby , et al. April 24, 2
2018-04-24
Fast memory array repair using local correlated electron switch (CES) memory cells
Grant 9,875,815 - Bhargava , et al. January 23, 2
2018-01-23
Fast memory array repair using local correlated electron switch (CES) memory cells
Grant 9,767,924 - Bhargava , et al. September 19, 2
2017-09-19
Content addressable memory match signal test device and methods thereof
Grant 8,094,476 - Irby , et al. January 10, 2
2012-01-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed