Invecas, Inc.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Invecas, Inc..The latest application filed is for "memory bypass function for a memory".
- Invecas, Inc. - Santa Clara CA US
Trademarks
| Patent | Date |
|---|---|
| Memory Bypass Function For A Memory App 20200051658 - Barth, JR.; John Edward ; et al. | 2020-02-13 |
| Digital voltmeter Grant 10,502,769 - Loh , et al. Dec | 2019-12-10 |
| Method and apparatus of operating synchronizing high-speed clock dividers to correct clock skew Grant 10,505,550 - Quan , et al. Dec | 2019-12-10 |
| High-speed DAC Grant 10,498,351 - De , et al. De | 2019-12-03 |
| Receiver for handling high speed transmissions Grant 10,498,564 - Jalali Far , et al. De | 2019-12-03 |
| High-Speed DAC App 20190363729 - De; Koushik ; et al. | 2019-11-28 |
| PWM demodulation Grant 10,484,218 - Rapina , et al. Nov | 2019-11-19 |
| PWM Demodulation App 20190268193 - RAPINA; SIVA KUMAR ; et al. | 2019-08-29 |
| Receiver For Handling High Speed Transmissions App 20190253284 - Jalali Far; Majid ; et al. | 2019-08-15 |
| Duty cycle detection Grant 10,361,684 - Rao , et al. | 2019-07-23 |
| Temperature sensing for integrated circuits Grant 10,302,509 - Pandiri , et al. | 2019-05-28 |
| Multi-Protocol Receiver App 20190132428 - Chalasani; Prasad ; et al. | 2019-05-02 |
| Digital Voltmeter App 20190072589 - Loh; William ; et al. | 2019-03-07 |
| Duty Cycle Detection App 20190028090 - Rao; Venkata N.S.N. ; et al. | 2019-01-24 |
| Voltage detector Grant 10,094,859 - Rao , et al. October 9, 2 | 2018-10-09 |
| Bandgap reference voltage generator Grant 10,061,340 - Rao , et al. August 28, 2 | 2018-08-28 |
| Clock alignment scheme for data macros of DDR PHY Grant 10,014,866 - Vasudevan , et al. July 3, 2 | 2018-07-03 |
| Temperature Sensing for Integrated Circuits App 20180164163 - Pandiri; Santosh Kumar ; et al. | 2018-06-14 |
| Optimal data eye for improved Vref margin Grant 9,971,975 - Rao , et al. May 15, 2 | 2018-05-15 |
| Clock alignment scheme for data macros of DDR PHY Grant 9,954,538 - Vasudevan , et al. April 24, 2 | 2018-04-24 |
| Memory built-in self test system Grant 9,946,620 - Gorman , et al. April 17, 2 | 2018-04-17 |
| Diagnostics for a memory device Grant 9,865,361 - Chadwick , et al. January 9, 2 | 2018-01-09 |
| Clock Alignment Scheme for Data Macros of DDR PHY App 20180006656 - Vasudevan; Narasimhan ; et al. | 2018-01-04 |
| Clock Alignment Scheme for Data Macros of DDR PHY App 20170373696 - Vasudevan; Narasimhan ; et al. | 2017-12-28 |
| Optimal Data Eye for Improved Vref Margin App 20170323222 - Rao; Venkata N.S.N. ; et al. | 2017-11-09 |
| Diagnostics for a Memory Device App 20170316837 - Chadwick; Thomas ; et al. | 2017-11-02 |
| Multi-domain fuse management Grant 9,799,413 - Gorman , et al. October 24, 2 | 2017-10-24 |
| Optimal data eye for improved Vref margin Grant 9,715,907 - Rao , et al. July 25, 2 | 2017-07-25 |
| Method and circuit for duty cycle detection Grant 9,716,492 - Rao July 25, 2 | 2017-07-25 |
| Sense amplifier and methods thereof for single ended line sensing Grant 9,620,179 - Barth, Jr. April 11, 2 | 2017-04-11 |
| TCAM field enable logic Grant 9,613,700 - Pilo , et al. April 4, 2 | 2017-04-04 |
| Deep-sleep wake up for a memory device Grant 9,564,180 - Pilo , et al. February 7, 2 | 2017-02-07 |
| Sense amplifier having a timing circuit for a presearch and a main search Grant 9,564,183 - Barth, Jr. February 7, 2 | 2017-02-07 |
| Voltage level shifter Grant 9,444,463 - Rao September 13, 2 | 2016-09-13 |
| Multi-Domain Fuse Management App 20160224451 - Gorman; Kevin W. ; et al. | 2016-08-04 |
| Memory Built-In Self Test System App 20160224450 - Gorman; Kevin W. ; et al. | 2016-08-04 |
| Voltage Level Shifter App 20160218717 - Rao; Venkata N.S.N. | 2016-07-28 |
| Sense Amplifier App 20160148655 - Barth, JR.; John Edward | 2016-05-26 |
| Sense Amplifier having a Timing Circuit for a Presearch and a Main Search App 20160148688 - Barth, JR.; John Edward | 2016-05-26 |
| Sense Amplifier for Single-ended Sensing App 20160148689 - Barth, JR.; John Edward | 2016-05-26 |
| NCAGE Code | 8C1C1 | INVECAS, INC.!DBA INVECAS |
| CAGE Code | 8C1C1 | INVECAS, INC. INVECAS |
| S.A.M. Registration | 8C1C1 [79694323] | INVECAS, INC. INVECAS |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 