Intersil Corporation

Patent Applications and Registrations

Patent applications and USPTO patent grants for Intersil Corporation.The latest application filed is for "ballasted polycrystalline fuse".

Company Profile

0.74.25

Intersil Corporation - Milpitas CA
Intersil Corporation - Palm Bay FL
Intersil Corporation - Melbourne FL
Intersil Corporation -
Intersil Corporation - Palm Bay
Intersil Corporation - N/A

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks

Patent Activity

Patent	Date
Ballasted polycrystalline fuse Grant 8,796,739 - Church August 5, 2	2014-08-05
Ballasted polycrystalline fuse Grant 8,728,875 - Church May 20, 2	2014-05-20
Ballasted Polycrystalline Fuse App 20140110819 - Church; Michael D.	2014-04-24
Image Processing Apparatus and Camera System App 20130222532 - Kamiya; Ryo ; et al.	2013-08-29
Laser decapsulation method Grant RE43,980 - Lowry February 5, 2	2013-02-05
Asymmetric zero-voltage switching full-bridge power converters Grant 8,335,091 - Greenfeld December 18, 2	2012-12-18
Ballasted polycrystalline fuse Grant 8,101,977 - Church January 24, 2	2012-01-24
Laser decapsulation method Grant RE42,193 - Lowry March 1, 2	2011-03-01
Method of forming an integrated circuit having a device wafer with a diffused doped backside layer Grant 7,605,052 - Czagas , et al. October 20, 2	2009-10-20
Ballasted Polycrystalline Fuse App 20080277757 - Church; Michael D.	2008-11-13
Comparator circuit with built-in programmable floating gate voltage reference Grant 7,432,744 - Owen October 7, 2	2008-10-07
System And Method Of Trickle Charging A Battery In A Narrow Rail Architecture App 20080088274 - SOLIE; ERIC MAGNE ; et al.	2008-04-17
Multi-level Lvds Data Transmission With Embedded Word Clock App 20080012746 - Zheng; Dong	2008-01-17
Method and system for data transmission and recovery App 20070279408 - Zheng; Dong ; et al.	2007-12-06
High light load efficiency synchronous buck regulator with pulse skipping control Grant 7,245,113 - Chen , et al. July 17, 2	2007-07-17
Multiphase converter with zero voltage switching Grant 7,138,789 - Moussaoui , et al. November 21, 2	2006-11-21
Transmitter with limited spectral regrowth and method therefor Grant 7,113,551 - Sills , et al. September 26, 2	2006-09-26
Phase-locked loop with analog phase rotator Grant 6,931,089 - Wu , et al. August 16, 2	2005-08-16
Methods to control the droop when powering dual mode processors and associated circuits Grant 6,919,715 - Muratov , et al. July 19, 2	2005-07-19
Bonded wafer with metal silicidation Grant 6,909,146 - Linn , et al. June 21, 2	2005-06-21
Accessing main ATX outputs without monitoring all outputs Grant 6,882,942 - Duduman April 19, 2	2005-04-19
Precision, low-power current-sense transmission channel for subscriber line interface circuit, programmable with single ended impedances and capable of exhibiting a voltage sense response Grant 6,873,703 - Enriquez March 29, 2	2005-03-29
Package for integrated circuit with thermal vias and method thereof Grant 6,861,283 - Sharma March 1, 2	2005-03-01
Controlled switching mechanism for accomplishing soft polarity reversal, ring-trip filtering, and line voltage measurements in a subscriber line interface circuit using common capacitor Grant 6,862,352 - Enriquez March 1, 2	2005-03-01
Phase-lock loop having programmable bandwidth Grant 6,853,252 - Dickmann February 8, 2	2005-02-08
Biasing arrangement for optimizing DC feed characteristics for subscriber line interface circuit Grant 6,829,354 - Enriquez December 7, 2	2004-12-07
Mechanism for preventing clipping of pulse metering signals in telephone line card channels Grant 6,829,353 - Enriquez December 7, 2	2004-12-07
Edge termination for silicon power devices App 20040238903 - Zeng, Jun ; et al.	2004-12-02
BICMOS process with low temperature coefficient resistor (TCRL) Grant 6,812,108 - Hemmenway , et al. November 2, 2	2004-11-02
Package for integrated circuit with thermal vias and method thereof Grant 6,809,416 - Sharma October 26, 2	2004-10-26
Apparatus and method for minimizing spurious harmonic noise in switched current steering architectures Grant 6,794,924 - Curry , et al. September 21, 2	2004-09-21
Transceiver including reactive termination for enhanced cross-modulation performance and related methods Grant 6,785,324 - Schultz , et al. August 31, 2	2004-08-31
Edge termination for silicon power devices Grant 6,759,719 - Zeng , et al. July 6, 2	2004-07-06
Methods to control the droop when powering dual mode processors and associated circuits App 20040090217 - Muratov, Volodymyr A. ; et al.	2004-05-13
Methods to control the droop when powering dual mode processors and associated circuits Grant 6,680,604 - Muratov , et al. January 20, 2	2004-01-20
DC to DC converter method and circuitry Grant 6,621,256 - Muratov , et al. September 16, 2	2003-09-16
BiCMOS process with low temperature coefficient resistor (TCRL) App 20030157778 - Hemmenway, Donald ; et al.	2003-08-21
Edge termination for silicon power devices App 20030127693 - Zeng, Jun ; et al.	2003-07-10
Integrated circuit with a MOS structure having reduced parasitic bipolar transistor action App 20030071291 - Beasom, James D.	2003-04-17
MOS integrated circuit with reduced on resistance App 20030006482 - Beasom, James D.	2003-01-09
Apparatus and method for minimizing spurious harmonic noise in switched current steering architectures App 20020190778 - Curry, Clifford ; et al.	2002-12-19
Integrated circuit air bridge structures and methods of fabricating same Grant 6,492,705 - Begley , et al. December 10, 2	2002-12-10
DC to DC converter method and circuitry App 20020158613 - Muratov, Volodymyr A. ; et al.	2002-10-31
Wireless network site survey tool App 20020129138 - Carter, Trent R.	2002-09-12
Apparatus and method for testing subscriber loop interface circuits App 20020122538 - Ludeman, Christopher	2002-09-05
Co-patterning thin-film resistors of different compositions with a conductive hard mask and method for same Grant 6,441,447 - Czagas , et al. August 27, 2	2002-08-27
Overvoltage protection circuit for bidirectional transmission gate App 20020075617 - Ponton, Kent Aaron ; et al.	2002-06-20
Precision, Low-power Transimpedance Circuit With Differential Current Sense Inputs And Single Ended Voltage Output App 20020053928 - Enriquez, Leonel Ernesto	2002-05-09
Potted transducer array with matching network in a multiple pass configuration App 20020038662 - Schuler, Malcolm R. ; et al.	2002-04-04
Edge termination for silicon power devices App 20010050369 - Zeng, Jun ; et al.	2001-12-13
Power trench transistor device source region formation using silicon spacer App 20010022379 - Brush, Linda S. ; et al.	2001-09-20
Potted transducer array with matching network in a multiple pass configuration App 20010015211 - Schuler, Malcolm R. ; et al.	2001-08-23
Multi-phase converter with balanced currents Grant 6,278,263 - Walters , et al. August 21, 2	2001-08-21
Sheet piling-supported modular wall system App 20010009088 - Grossman, Jesse E.	2001-07-26
Use of barrier refractive or anti-reflective layer to improve laser trim characteristics of thin film resistors Grant 6,259,151 - Morrison July 10, 2	2001-07-10
Method for forming a bonded substrate containing a planar intrinsic gettering zone and substrate formed by said method Grant 6,255,195 - Linn , et al. July 3, 2	2001-07-03
Class D amplifier with bandwidth independent of load impedance Grant 6,249,182 - Pullen June 19, 2	2001-06-19
Synchronous-rectified DC to DC converter with improved current sensing Grant 6,246,220 - Isham , et al. June 12, 2	2001-06-12
Power trench transistor device source region formation using silicon spacer Grant 6,246,090 - Brush , et al. June 12, 2	2001-06-12
Edge termination for silicon power devices Grant 6,242,784 - Zeng , et al. June 5, 2	2001-06-05
Low noise low distortion class D amplifier Grant 6,232,833 - Pullen May 15, 2	2001-05-15
Doubly graded junction termination extension for edge passivation of semiconductor devices Grant 6,215,168 - Brush , et al. April 10, 2	2001-04-10
MOS-gated power device having extended trench and doping zone and process for forming same Grant 6,198,127 - Kocon March 6, 2	2001-03-06
Integrated circuit with deep trench having multiple slopes Grant 6,198,150 - Gelzinis March 6, 2	2001-03-06
Methods for making semiconductor devices by low temperature direct bonding Grant 6,194,290 - Kub , et al. February 27, 2	2001-02-27
High density MOS-gated power device and process for forming same Grant 6,188,105 - Kocon , et al. February 13, 2	2001-02-13
Heat exchanging chassis and method Grant 6,188,575 - Azotea February 13, 2	2001-02-13
Current mode dc/dc converter with controlled output impedance Grant 6,181,120 - Hawkes , et al. January 30, 2	2001-01-30
Self-supported ultra thin silicon wafer process Grant 6,162,702 - Morcom , et al. December 19, 2	2000-12-19
Hermetic thin pack semiconductor device Grant 6,157,076 - Azotea , et al. December 5, 2	2000-12-05
Advanced methods for making semiconductor devices by low temperature direct bonding Grant 6,153,495 - Kub , et al. November 28, 2	2000-11-28
Device containing sample preparation sites for transmission electron microscopic analysis and processes of formation and use Grant 6,140,652 - Shlepr , et al. October 31, 2	2000-10-31
Line circuit apparatus for supplying power to a telephone set in telecommunication systems Grant 6,137,189 - Youngblood October 24, 2	2000-10-24
Radiation hardened dielectric for EEPROM Grant 6,130,172 - Fuller , et al. October 10, 2	2000-10-10
Start-up circuit for self oscillating class D modulator Grant 6,118,336 - Pullen , et al. September 12, 2	2000-09-12
Surface mount die by handle replacement Grant 6,114,768 - Gaul , et al. September 5, 2	2000-09-05
Trench contact process Grant 6,110,799 - Huang August 29, 2	2000-08-29
Variable frequency class D modulator with built in soft clipping and frequency limiting Grant 6,107,875 - Pullen , et al. August 22, 2	2000-08-22
Circuit and method for synchronizing outputs of two simultaneously transmitting devices in a multiplexed communication system Grant 6,108,352 - Sferrazza , et al. August 22, 2	2000-08-22
Semiconductor device having reduced effective substrate resistivity and associated methods Grant 6,104,062 - Zeng August 15, 2	2000-08-15
Optimum placement of bypass capacitors in a network for improving electro-magnetic interference response Grant 6,091,274 - Preslar July 18, 2	2000-07-18
High voltage mosfet structure Grant 6,081,009 - Neilson June 27, 2	2000-06-27
Sample-and-hold circuit having reduced subthreshold conduction effects and related methods Grant 6,069,502 - Preslar , et al. May 30, 2	2000-05-30
High voltage semiconductor structure Grant 6,066,878 - Neilson May 23, 2	2000-05-23
Electrostatic discharge locating apparatus and method Grant 6,064,340 - Croft , et al. May 16, 2	2000-05-16
Semiconductor power pack Grant 6,060,795 - Azotea , et al. May 9, 2	2000-05-09
Flat power pack Grant 6,057,612 - Temple May 2, 2	2000-05-02
Lifetime control for semiconductor devices Grant 6,054,369 - Neilson , et al. April 25, 2	2000-04-25
Negative biasing of isolation trench fill to attract mobile positive ions away from bipolar device regions Grant 6,051,474 - Beasom April 18, 2	2000-04-18
Constant slew rate amplifier Grant 6,040,707 - Young , et al. March 21, 2	2000-03-21
Semiconductor structures with trench contacts Grant 6,037,628 - Huang March 14, 2	2000-03-14
Inverted thin film resistor Grant 6,034,411 - Wade , et al. March 7, 2	2000-03-07
Low voltage RF amplifier and mixed with single bias block and method Grant 6,018,270 - Stuebing , et al. January 25, 2	2000-01-25
Linear voltage regulator compatible with bipolar and MOSFET pass devices and associated methods Grant 6,005,303 - Hawkes , et al. December 21, 1	1999-12-21
RF communications system operable in the presence of a repetitive interference source and related methods Grant 6,006,071 - Roberts , et al. December 21, 1	1999-12-21
Analog-to-digital converter and method of fabrication Grant 5,994,755 - DeJong , et al. November 30, 1	1999-11-30

Company Registrations

NCAGE Code	1PTN9	INTERSIL CORP
NCAGE Code	1R8H6	INTERSIL CORPORATION
NCAGE Code	4L9R6	INTERSIL CORPORATION
NCAGE Code	K0331	INTERSIL CORPORATION
CAGE Code	1PTN9	INTERSIL CORP
CAGE Code	1R8H6	INTERSIL CORPORATION
CAGE Code	4L9R6	INTERSIL CORPORATION NA
CAGE Code	K0331	INTERSIL CORPORATION
SEC	0001096325	INTERSIL CORP/DE of DELAWARE

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.