loadpatents
name:-0.047192096710205
name:-0.09552001953125
name:-0.0023870468139648
Ingle; Ajay Anant Patent Filings

Ingle; Ajay Anant

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ingle; Ajay Anant.The latest application filed is for "system and method for piecewise linear approximation".

Company Profile
1.47.49
  • Ingle; Ajay Anant - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Mixed-width SIMD operations using even/odd register pairs for wide data elements
Grant 10,489,155 - Mahurin , et al. Nov
2019-11-26
System and method for piecewise linear approximation
Grant 10,466,967 - Mathew , et al. No
2019-11-05
System And Method For Piecewise Linear Approximation
App 20180032311 - Mathew; Deepak ;   et al.
2018-02-01
Per thread cacheline allocation mechanism in shared partitioned caches in multi-threaded processors
Grant 9,824,013 - Koob , et al. November 21, 2
2017-11-21
FIFO load instruction
Grant 9,823,928 - Zeng , et al. November 21, 2
2017-11-21
System and method of processing hierarchical very long instruction packets
Grant 9,678,754 - Codrescu , et al. June 13, 2
2017-06-13
Arbitrary size table lookup and permutes with crossbar
Grant 9,639,356 - Hoffman , et al. May 2, 2
2017-05-02
Vector indirect element vertical addressing mode with horizontal permute
Grant 9,639,503 - Ingle , et al. May 2, 2
2017-05-02
Mixed-width Simd Operations Using Even/odd Register Pairs For Wide Data Elements
App 20170024209 - MAHURIN; Eric Wayne ;   et al.
2017-01-26
Systems and methods of data extraction in a vector processor
Grant 9,342,479 - Fridman , et al. May 17, 2
2016-05-17
Selective coupling of an address line to an element bank of a vector register file
Grant 9,268,571 - Ingle , et al. February 23, 2
2016-02-23
Memory management unit directed access to system interfaces
Grant 9,239,799 - Ingle , et al. January 19, 2
2016-01-19
Device and method for computing a channel estimate
Grant 9,130,786 - Mathew , et al. September 8, 2
2015-09-08
Table call instruction for frequently called functions
Grant 9,116,685 - Plondke , et al. August 25, 2
2015-08-25
System and method for generating and using predicates within a single instruction packet
Grant 8,990,543 - Codrescu , et al. March 24, 2
2015-03-24
Vector Arithmetic Reduction
App 20150052330 - Ingle; Ajay Anant ;   et al.
2015-02-19
Configurable cache and method to configure same
Grant 8,943,293 - Koob , et al. January 27, 2
2015-01-27
System and method of executing instructions in a multi-stage data processing pipeline
Grant 8,868,888 - Ingle , et al. October 21, 2
2014-10-21
Vector Indirect Element Vertical Addressing Mode With Horizontal Permute
App 20140281372 - Ingle; Ajay Anant ;   et al.
2014-09-18
Device And Method For Computing A Channel Estimate
App 20140270017 - Mathew; Deepak ;   et al.
2014-09-18
Cycle Sliced Vectors And Slot Execution On A Shared Datapath
App 20140281368 - Ingle; Ajay Anant ;   et al.
2014-09-18
Arbitrary Size Table Lookup And Permutes With Crossbar
App 20140281421 - Hoffman; Marc M. ;   et al.
2014-09-18
Parallel Dispatch Of Coprocessor Instructions In A Multi-thread Processor
App 20140258680 - Ingle; Ajay Anant ;   et al.
2014-09-11
Determining top N or bottom N data values and positions
Grant 8,812,516 - Ingle , et al. August 19, 2
2014-08-19
Systems and methods for cache line replacement
Grant 8,812,789 - Ingle , et al. August 19, 2
2014-08-19
Configurable Cache And Method To Configure Same
App 20140208027 - Koob; Christopher Edward ;   et al.
2014-07-24
Dual fixed geometry fast fourier transform (FFT)
Grant 8,787,422 - Hoffman , et al. July 22, 2
2014-07-22
Configurable cache and method to configure same
Grant 8,719,503 - Koob , et al. May 6, 2
2014-05-06
Selective Coupling Of An Address Line To An Element Bank Of A Vector Register File
App 20140115227 - Ingle; Ajay Anant ;   et al.
2014-04-24
Arithmetic logic and shifting device for use in a processor
Grant 8,688,761 - Ahmed , et al. April 1, 2
2014-04-01
Configurable Translation Lookaside Buffer
App 20140068225 - Plondke; Erich James ;   et al.
2014-03-06
Systems And Methods Of Data Extraction In A Vector Processor
App 20140059323 - Fridman; Jose ;   et al.
2014-02-27
Configurable translation lookaside buffer
Grant 8,601,234 - Plondke , et al. December 3, 2
2013-12-03
Per Thread Cacheline Allocation Mechanism in Shared Partitioned Caches in Multi-Threaded Processors
App 20130304994 - Koob; Christopher Edward ;   et al.
2013-11-14
Systems And Methods For Cache Line Replacement
App 20130254489 - Ingle; Ajay Anant ;   et al.
2013-09-26
Architecture and method for eliminating store buffers in a DSP/processor with multiple memory accesses
Grant 8,527,804 - Lin , et al. September 3, 2
2013-09-03
Non-Allocating Memory Access with Physical Address
App 20130179642 - Plondke; Erich James ;   et al.
2013-07-11
Dual Fixed Geometry Fast Fourier Transform (FFT)
App 20130148694 - Hoffman; Marc M. ;   et al.
2013-06-13
Systems and methods for cache line replacements
Grant 8,464,000 - Ingle , et al. June 11, 2
2013-06-11
Selective Access of a Store Buffer Based on Cache State
App 20130145097 - Ingle; Ajay Anant ;   et al.
2013-06-06
System and method to manage a translation lookaside buffer
Grant 8,429,378 - Ingle , et al. April 23, 2
2013-04-23
Determining Top N or Bottom N Data Values and Positions
App 20130097187 - Ingle; Ajay Anant ;   et al.
2013-04-18
FIFO Load Instruction
App 20130086360 - Zeng; Mao ;   et al.
2013-04-04
Table Call Instruction for Frequently Called Functions
App 20130024663 - Plondke; Erich James ;   et al.
2013-01-24
Methods and Apparatus for Constant Extension in a Processor
App 20120284488 - Plondke; Erich James ;   et al.
2012-11-08
Methods and Apparatus for Constant Extension in a Processor
App 20120284489 - Plondke; Erich James ;   et al.
2012-11-08
Configurable Cache and Method to Configure Same
App 20120265943 - Koob; Christopher Edward ;   et al.
2012-10-18
Configurable cache and method to configure same
Grant 8,266,409 - Koob , et al. September 11, 2
2012-09-11
Selective preclusion of a bus access request
Grant 8,260,990 - Codrescu , et al. September 4, 2
2012-09-04
Apparatus and method to translate virtual addresses to physical addresses in a base plus offset addressing mode
Grant 8,195,916 - Bassett , et al. June 5, 2
2012-06-05
Dual function adder for computing a hardware prefetch address and an arithmetic operation value
Grant 8,185,721 - Ingle , et al. May 22, 2
2012-05-22
Architecture and Method for Eliminating Store Buffers in a DSP/Processor with Multiple Memory Accesses
App 20120110367 - Lin; Jentsung Ken ;   et al.
2012-05-03
Arithmetic Logic And Shifting Device For Use In A Processor
App 20120083912 - Ahmed; Muhammad ;   et al.
2012-04-05
Arithmetic logic and shifting device for use in a processor
Grant 8,099,448 - Ahmed , et al. January 17, 2
2012-01-17
System and Method to Manage a Translation Lookaside Buffer
App 20120011342 - Ingle; Ajay Anant ;   et al.
2012-01-12
System and Method of Processing Hierarchical Very Long Instruction Packets
App 20110219212 - Codrescu; Lucian ;   et al.
2011-09-08
Multi-Stage Multiplexing Operation Including Combined Selection and Data Alignment or Data Replication
App 20110179242 - Ingle; Ajay Anant ;   et al.
2011-07-21
Dedicated Arithmetic Decoding Instruction
App 20110125987 - Plondke; Erich James ;   et al.
2011-05-26
Apparatus and Method to Translate Virtual Addresses to Physical Addresses in a Base Plus Offset Addressing Mode
App 20100228944 - Bassett; Paul Douglas ;   et al.
2010-09-09
Configurable Cache and Method to Configure Same
App 20100228941 - Koob; Christopher Edward ;   et al.
2010-09-09
Memory Management Unit Directed Access to System Interfaces
App 20090327647 - Ingle; Ajay Anant ;   et al.
2009-12-31
Low power microprocessor cache memory and method of operation
Grant 7,620,778 - Mohammad , et al. November 17, 2
2009-11-17
System and Method of Selectively Committing a Result of an Executed Instruction
App 20090235051 - Codrescu; Lucian ;   et al.
2009-09-17
Dual Function Adder for Computing a Hardware Prefetch Address and an Arithmetic Operation Value
App 20090228688 - Ingle; Ajay Anant ;   et al.
2009-09-10
Systems and Methods for Cache Line Replacements
App 20090222626 - Ingle; Ajay Anant ;   et al.
2009-09-03
Selective Preclusion of a Bus Access Request
App 20090132733 - Codrescu; Lucian ;   et al.
2009-05-21
Configurable Translation Lookaside Buffer
App 20090119477 - Plondke; Erich James ;   et al.
2009-05-07
Memory bus output driver of a multi-bank memory device and method therefor
Grant 7,505,342 - Lin , et al. March 17, 2
2009-03-17
System and Method of Executing Instructions in a Multi-Stage Data Processing Pipeline
App 20090070602 - Ingle; Ajay Anant ;   et al.
2009-03-12
Memory Bus Output Driver Of A Multi-bank Memory Device And Method Therefor
App 20080112243 - Lin; Jentsung ;   et al.
2008-05-15
Arithmethic logic and shifting device for use in a processor
App 20070100923 - Ahmed; Muhammad ;   et al.
2007-05-03
Low power microprocessor cache memory and method of operation
App 20060268592 - Mohammad; Baker ;   et al.
2006-11-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed