Patent | Date |
---|
Exclusive Control Method With Each Node Controlling Issue Of An Exclusive Use Request To A Shared Resource, A Computer System Therefor And A Computer System With A Circuit For Detecting Writing Of An Event Flag Into A Shared Main Storage Grant 6,502,136 - Higuchi , et al. December 31, 2 | 2002-12-31 |
Exclusive control method with each node controlling issue of an exclusive use request to a shared resource, a computer system therefor and a computer system with a circuit for detecting writing of an event flag into a shared main storage Grant 6,330,604 - Higuchi , et al. December 11, 2 | 2001-12-11 |
Data processor with multiple register queues Grant 6,049,839 - Fujii , et al. April 11, 2 | 2000-04-11 |
Priority control with concurrent switching of priorities of vector processors, for plural priority circuits for memory modules shared by the vector processors Grant 5,857,110 - Sakakibara , et al. January 5, 1 | 1999-01-05 |
Exclusive control method with each node controlling issue of an exclusive use request to a shared resource, a computer system therefor and a computer system with a circuit for detecting writing of an event flag into a shared main storage Grant 5,774,731 - Higuchi , et al. June 30, 1 | 1998-06-30 |
Data processing unit Grant 5,729,723 - Wada , et al. March 17, 1 | 1998-03-17 |
Interprocessor priority control system for multivector processor Grant 5,617,575 - Sakakibara , et al. April 1, 1 | 1997-04-01 |
Vector processing apparatus for processing different instruction set architectures corresponding to mingled-type programs and separate-type programs Grant 5,530,881 - Inagami , et al. June 25, 1 | 1996-06-25 |
Method and apparatus for parallel processing of a large data array utilizing a shared auxiliary memory Grant 5,506,980 - Inagami , et al. April 9, 1 | 1996-04-09 |
Information processing apparatus having a register file used interchangeably both as scalar registers of register windows and as vector registers Grant 5,437,043 - Fujii , et al. July 25, 1 | 1995-07-25 |
Data processor having resources and execution start control for starting execution of succeeding instruction in resource before completion of preceding instruction Grant 5,396,603 - Tamaki , et al. March 7, 1 | 1995-03-07 |
Apparatus for converting parallel bits of an electrical data signal into serial bits of an optical data signal utilizing an optical time delay Grant 5,349,653 - Kurokawa , et al. September 20, 1 | 1994-09-20 |
Parallel processing system and compiling method used therefor Grant 5,339,429 - Tanaka , et al. August 16, 1 | 1994-08-16 |
Processor system for executing processes in parallel under multitask, control method of waiting for event of process Grant 5,193,186 - Tamaki , et al. March 9, 1 | 1993-03-09 |
Vector multiprocessor system which individually indicates the data element stored in common vector register Grant 5,109,499 - Inagami , et al. April 28, 1 | 1992-04-28 |
Vector processing apparatus allowing succeeding vector instruction chain processing upon completion of decoding of a preceding vector instruction chain Grant 5,073,970 - Aoyama , et al. December 17, 1 | 1991-12-17 |
Address translation method and apparatus therefor Grant 4,992,936 - Katada , et al. February 12, 1 | 1991-02-12 |
Vector processor with vector buffer memory for read or write of vector data between vector storage and operation unit Grant 4,910,667 - Tanaka , et al. March 20, 1 | 1990-03-20 |
Vector processor with vector data compression/expansion capability Grant 4,881,168 - Inagami , et al. November 14, 1 | 1989-11-14 |
Vector processor for reordering vector data during transfer from main memory to vector registers Grant 4,825,361 - Omoda , et al. April 25, 1 | 1989-04-25 |
Multi-processor system responsive to pause and pause clearing instructions for instruction execution control Grant 4,803,620 - Inagami , et al. February 7, 1 | 1989-02-07 |
Vector processor capable of parallely executing instructions and reserving execution status order for restarting interrupted executions Grant 4,782,441 - Inagami , et al. November 1, 1 | 1988-11-01 |
Vector processing apparatus including vector registers having selectively accessible storage locations Grant 4,760,545 - Inagami , et al. July 26, 1 | 1988-07-26 |
Data processing system including scalar data processor and vector data processor Grant 4,541,046 - Nagashima , et al. September 10, 1 | 1985-09-10 |
Pipelined operation unit for vector data Grant 4,525,796 - Omoda , et al. June 25, 1 | 1985-06-25 |