loadpatents
Patent applications and USPTO patent grants for Iizuka; Yoichi.The latest application filed is for "semiconductor device and systems".
Patent | Date |
---|---|
Image sensor with A/D conversion circuit having reduced DNL deterioration Grant 11,115,614 - Iizuka , et al. September 7, 2 | 2021-09-07 |
Semiconductor Device And Systems App 20200195871 - IIZUKA; Yoichi ;   et al. | 2020-06-18 |
Semiconductor integrated circuit system with termination circuit Grant 10,490,254 - Komyo , et al. Nov | 2019-11-26 |
Memory With Termination Circuit App 20190066756 - Komyo; Masayasu ;   et al. | 2019-02-28 |
Memory with termination circuit Grant 10,134,462 - Komyo , et al. November 20, 2 | 2018-11-20 |
Memory With Termination Circuit App 20170352401 - KOMYO; Masayasu ;   et al. | 2017-12-07 |
Memory with termination circuit Grant 9,767,884 - Komyo , et al. September 19, 2 | 2017-09-19 |
Semiconductor integrated circuit with data transmitting and receiving circuits Grant 9,673,818 - Komyo , et al. June 6, 2 | 2017-06-06 |
Oscillator and semiconductor integrated circuit device Grant 9,344,034 - Iizuka , et al. May 17, 2 | 2016-05-17 |
Memory with termination circuit Grant 9,286,958 - Komyo , et al. March 15, 2 | 2016-03-15 |
Semiconductor Integrated Circuit With Data Transmitting And Receiving Circuits App 20160043721 - KOMYO; Masayasu ;   et al. | 2016-02-11 |
Semiconductor integrated circuit with data transmitting and receiving circuits Grant 9,208,877 - Komyo , et al. December 8, 2 | 2015-12-08 |
Semiconductor integrate circuit Grant 9,171,592 - Komyo , et al. October 27, 2 | 2015-10-27 |
Semiconductor Integrate Circuit App 20150055398 - KOMYO; Masayasu ;   et al. | 2015-02-26 |
Memory with termination circuit Grant 8,952,719 - Komyo , et al. February 10, 2 | 2015-02-10 |
Semiconductor integrated circuit Grant 8,907,699 - Komyo , et al. December 9, 2 | 2014-12-09 |
Oscillator And Semiconductor Integrated Circuit Device App 20140203882 - IIzuka; Yoichi ;   et al. | 2014-07-24 |
Oscillator and semiconductor integrated circuit device Grant 8,717,113 - Iizuka , et al. May 6, 2 | 2014-05-06 |
Semiconductor Integrated Circuit App 20140119142 - KOMYO; Masayasu ;   et al. | 2014-05-01 |
Semiconductor integrated circuit Grant 8,653,851 - Komyo , et al. February 18, 2 | 2014-02-18 |
Memory With Termination Circuit App 20140016401 - Komyo; Masayasu ;   et al. | 2014-01-16 |
Semiconductor Integrated Circuit With Data Transmitting And Receiving Circuits App 20130343144 - KOMYO; Masayasu ;   et al. | 2013-12-26 |
Memory with termination circuit Grant 8,558,572 - Komyo , et al. October 15, 2 | 2013-10-15 |
Semiconductor integrated circuit with data transmitting and receiving circuits Grant 8,552,758 - Komyo , et al. October 8, 2 | 2013-10-08 |
Semiconductor Integrated Circuit With Data Transmitting And Receiving Circuits App 20120223769 - KOMYO; Masayasu ;   et al. | 2012-09-06 |
Semiconductor integrated circuit with data transmitting and receiving circuits Grant 8,253,436 - Komyo , et al. August 28, 2 | 2012-08-28 |
Oscillator And Semiconductor Integrated Circuit Device App 20120200364 - Iizuka; Yoichi ;   et al. | 2012-08-09 |
Memory With Termination Circuit App 20120026812 - KOMYO; Masayasu ;   et al. | 2012-02-02 |
Semiconductor integrated circuit with first and second transmitter-receivers Grant 8,102,186 - Komyo , et al. January 24, 2 | 2012-01-24 |
Semiconductor Integrated Circuit App 20110255354 - KOMYO; Masayasu ;   et al. | 2011-10-20 |
Semiconductor integrated circuit Grant 7,999,572 - Komyo , et al. August 16, 2 | 2011-08-16 |
Impedance adjusting circuit Grant 7,956,638 - Iizuka , et al. June 7, 2 | 2011-06-07 |
Semiconductor Integrated Circuit App 20110057721 - KOMYO; Masayasu ;   et al. | 2011-03-10 |
Semiconductor Integrated Circuit App 20110057720 - KOMYO; Masayasu ;   et al. | 2011-03-10 |
Semiconductor Integrated Circuit App 20110057722 - KOMYO; Masayasu ;   et al. | 2011-03-10 |
Impedance Adjusting Circuit App 20100188116 - IIZUKA; Yoichi ;   et al. | 2010-07-29 |
Interface circuit and semiconductor device Grant 7,586,955 - Iizuka September 8, 2 | 2009-09-08 |
Interface circuit Grant 7,567,880 - Iizuka July 28, 2 | 2009-07-28 |
Pre-emphasis circuit Grant 7,345,602 - Saeki , et al. March 18, 2 | 2008-03-18 |
Interface circuit App 20080048747 - Iizuka; Yoichi | 2008-02-28 |
Interface circuit and semiconductor device App 20070047337 - Iizuka; Yoichi | 2007-03-01 |
Pre-emphasis circuit App 20070024476 - Saeki; Takanori ;   et al. | 2007-02-01 |
Buffer Circuit Capable Of Carrying Out Interface With A High Speed App 20020145445 - Iizuka, Yoichi | 2002-10-10 |
Flip flop circuit for scan test with two latch circuits Grant 6,006,348 - Sode , et al. December 21, 1 | 1999-12-21 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.