Idei; Yoji

Patent Applications and Registrations

Patent applications and USPTO patent grants for Idei; Yoji.The latest application filed is for "semiconductor device having level shift circuit".

Company Profile

0.15.14

Idei; Yoji - Tokyo JP
Idei; Yoji - Asaka JP
Idei, Yoji - Asaka-shi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor Device Having Level Shift Circuit App 20150071013 - Sato; Takenori ; et al.	2015-03-12
Semiconductor device having level shift circuit Grant 8,891,318 - Sato , et al. November 18, 2	2014-11-18
Semiconductor device having sense amplifier Grant 8,659,321 - Watanabe , et al. February 25, 2	2014-02-25
Semiconductor Device Having Sense Amplifier App 20120133399 - WATANABE; Yuko ; et al.	2012-05-31
Semiconductor Device Having Level Shift Circuit App 20120134439 - Sato; Takenori ; et al.	2012-05-31
Semiconductor device having data input/output unit connected to bus line Grant 8,174,907 - Kodama , et al. May 8, 2	2012-05-08
Semiconductor memory device having input first-stage circuit Grant 7,889,584 - Idei , et al. February 15, 2	2011-02-15
Power supply voltage dropping circuit using an N-channel transistor output stage Grant 7,863,969 - Furuya , et al. January 4, 2	2011-01-04
Semiconductor Device Having Data Input/output Unit Connected To Bus Line App 20100284228 - KODAMA; Takuyo ; et al.	2010-11-11
Semiconductor storage device Grant 7,719,911 - Teramoto , et al. May 18, 2	2010-05-18
Semiconductor device operating in an active mode and a standby mode Grant 7,675,347 - Teramoto , et al. March 9, 2	2010-03-09
Semiconductor memory device including a sense amplifier having a reduced operating current Grant 7,663,954 - Teramoto , et al. February 16, 2	2010-02-16
Semiconductor memory device Grant 7,649,790 - Teramoto , et al. January 19, 2	2010-01-19
Power Supply Voltage Dropping Circuit In Which Nch (n-channel) Transistor Is Used As Output Stage, Semiconductor Device, Power Supply Voltage Circuit, Power Supply Voltage Dropping Method, And Power Supply Voltage Outputting Method App 20090284309 - FURUYA; Ryohei ; et al.	2009-11-19
Semiconductor Storage Device App 20090016139 - Teramoto; Kazuhiro ; et al.	2009-01-15
Semiconductor Memory Device App 20090016126 - Teramoto; Kazuhiro ; et al.	2009-01-15
Semiconductor device operating in an active mode and a standby mode App 20080116956 - Teramoto; Kazuhiro ; et al.	2008-05-22
Semiconductor memory device including a sense amplifier having a reduced operating current App 20080112244 - Teramoto; Kazuhiro ; et al.	2008-05-15
Semiconductor memory device and memory module App 20070085601 - Idei; Yoji ; et al.	2007-04-19
Internal power supply control method, internal power supply circuit, and semiconductor device App 20060226880 - Akiyama; Takeshi ; et al.	2006-10-12
Semiconductor device using current mirror circuit Grant 6,897,705 - Idei , et al. May 24, 2	2005-05-24
Clock synchronization circuit having bidirectional delay circuit strings and controllable pre and post stage delay circuits connected thereto and semiconductor device manufactured thereof Grant 6,867,626 - Idei March 15, 2	2005-03-15
Clock synchronization circuit and semiconductor device App 20040150440 - Idei, Yoji	2004-08-05
Semiconductor device Grant 6,717,833 - Kitsukawa , et al. April 6, 2	2004-04-06
Semiconductor device using current mirror circuit App 20040061550 - Idei, Yoji ; et al.	2004-04-01
Semiconductor device App 20010000687 - Kitsukawa, Goro ; et al.	2001-05-03
Semiconductor integrated circuit device having step-down voltage circuit Grant 6,067,257 - Kitsukawa , et al. May 23, 2	2000-05-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.