Hurwitz; Paul D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hurwitz; Paul D..The latest application filed is for "body-source-tied semiconductor-on-insulator (soi) transistor".

Company Profile

16.41.38

Hurwitz; Paul D. - Irvine CA
Hurwitz; Paul D. - Wyncote PA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Body-Source-Tied Semiconductor-On-Insulator (SOI) Transistor App 20220020633 - Calvo; Allan K. ; et al.	2022-01-20
Semiconductor structure having porous semiconductor segment for RF devices and bulk semiconductor region for non-RF devices Grant 11,195,920 - Hurwitz , et al. December 7, 2	2021-12-07
Method for Forming a Semiconductor Structure Having a Porous Semiconductor Layer in RF Devices App 20210375618 - Hurwitz; Paul D. ; et al.	2021-12-02
Semiconductor-on-insulator (SOI) device with reduced parasitic capacitance Grant 11,164,892 - Hurwitz November 2, 2	2021-11-02
Semiconductor structure having porous semiconductor layer for RF devices Grant 11,164,740 - Hurwitz , et al. November 2, 2	2021-11-02
Power handling improvements for phase-change material (PCM) radio frequency (RF) switch circuits Grant 11,031,555 - El-Hinnawy , et al. June 8, 2	2021-06-08
High performance SiGe heterojunction bipolar transistors built on thin-film silicon-on-insulator substrates for radio frequency applications Grant 10,991,631 - Preisler , et al. April 27, 2	2021-04-27
Semiconductor Structure Having Porous Semiconductor Segment for RF Devices and Bulk Semiconductor Region for Non-RF Devices App 20210111249 - Hurwitz; Paul D. ; et al.	2021-04-15
Semiconductor Structure Having Porous Semiconductor Layer for RF Devices App 20210111019 - Hurwitz; Paul D. ; et al.	2021-04-15
Stacked phase-change material (PCM) radio frequency (RF) switches with improved RF power handling Grant 10,916,585 - El-Hinnawy , et al. February 9, 2	2021-02-09
Semiconductor-On-Insulator (SOI) Device with Reduced Parasitic Capacitance App 20210005630 - Hurwitz; Paul D.	2021-01-07
Power Handling Improvements for Phase-Change Material (PCM) Radio Frequency (RF) Switch Circuits App 20200335697 - El-Hinnawy; Nabil ; et al.	2020-10-22
Radio frequency (RF) switch with improved power handling Grant 10,686,486 - Kanawati , et al.	2020-06-16
High performance SiGe heterojunction bipolar transistors built on thin film silicon-on-insulator substrates for radio frequency applications Grant 10,622,262 - Preisler , et al.	2020-04-14
High power RF switches using multiple optimized transistors and methods for fabricating same Grant 10,587,233 - Hurwitz , et al.	2020-03-10
Wide contact structure for small footprint radio frequency (RF) switch Grant 10,586,870 - Kanawati , et al.	2020-03-10
Stacked Phase-Change Material (PCM) Radio Frequency (RF) Switches with Improved RF Power Handling App 20200058706 - El-Hinnawy; Nabil ; et al.	2020-02-20
Dynamic impedance circuit for uniform voltage distribution in a high power switch branch Grant 10,530,357 - Kanawati , et al. J	2020-01-07
Non-linear shunt circuit for third order harmonic reduction in RF switches Grant 10,469,121 - Hurwitz , et al. No	2019-11-05
Wide Contact Structure For Small Footprint Radio Frequency (rf) Switch App 20190259880 - Kanawati; Roda ; et al.	2019-08-22
Linearity and lateral isolation in a BiCMOS process through counter-doping of epitaxial silicon region Grant 10,347,625 - Moen , et al. July 9, 2	2019-07-09
Substrate isolation for low-loss radio frequency (RF) circuits Grant 10,325,907 - Moen , et al.	2019-06-18
Bent polysilicon gate structure for small footprint radio frequency (RF) switch Grant 10,325,833 - Kanawati , et al.	2019-06-18
Substrate isolation for low-loss radio frequency (RF) circuits Grant 10,319,716 - Moen , et al.	2019-06-11
Linearity and lateral isolation in a BiCMOS process through counter-doping of epitaxial silicon region Grant 10,290,631 - Moen , et al.	2019-05-14
HIGH PERFORMANCE SiGe HETEROJUNCTION BIPOLAR TRANSISTORS BUILT ON THIN-FILM SILICON-ON-INSULATOR SUBSTRATES FOR RADIO FREQUENCY APPLICATIONS App 20190109055 - Preisler; Edward J. ; et al.	2019-04-11
High Performance SiGe Heterojunction Bipolar Transistors Built On Thin Film Silicon-On-Insulator Substrates For Radio Frequency Applications App 20190109054 - Preisler; Edward J. ; et al.	2019-04-11
Non-linear Shunt Circuit For Third Order Harmonic Reduction In RF Switches App 20190089398 - Hurwitz; Paul D. ; et al.	2019-03-21
LINEARITY AND LATERAL ISOLATION IN A BiCMOS PROCESS THROUGH COUNTER-DOPING OF EPITAXIAL SILICON REGION App 20190043855 - Moen; Kurt A. ; et al.	2019-02-07
Bulk CMOS RF switch with reduced parasitic capacitance Grant 10,177,045 - Preisler , et al. J	2019-01-08
Bulk CMOS RF switch with reduced parasitic capacitance Grant 10,177,044 - Preisler , et al. J	2019-01-08
Substrate Isolation For Low-loss Radio Frequency (rf) Circuits App 20180374842 - Moen; Kurt A. ; et al.	2018-12-27
Substrate Isolation For Low-Loss Radio Frequency (RF) Circuits App 20180323187 - Moen; Kurt A. ; et al.	2018-11-08
High Power Rf Switches Using Multiple Optimized Transistors App 20180323757 - Hurwitz; Paul D. ; et al.	2018-11-08
Bulk CMOS RF Switch With Reduced Parasitic Capacitance App 20180323115 - Preisler; Edward J. ; et al.	2018-11-08
Linearity and Lateral Isolation in a BiCMOS Process Through Counter-Doping Of Epitaxial Silicon Region App 20180323186 - Moen; Kurt A. ; et al.	2018-11-08
Bulk CMOS RF Switch With Reduced Parasitic Capacitance App 20180323114 - Preisler; Edward J. ; et al.	2018-11-08
Copper interconnect for improving radio frequency (RF) silicon-on-insulator (SOI) switch field effect transistor (FET) stacks Grant 10,062,644 - Howard , et al. August 28, 2	2018-08-28
Method to fabricate both FD-SOI and PD-SOI devices within a single integrated circuit Grant 10,062,712 - Moen , et al. August 28, 2	2018-08-28
High power RF switches using multiple optimized transistors Grant 10,044,331 - Hurwitz , et al. August 7, 2	2018-08-07
Reduced substrate effects in monolithically integrated RF circuits Grant 9,966,301 - Howard , et al. May 8, 2	2018-05-08
Structure and method for mitigating substrate parasitics in bulk high resistivity substrate technology Grant 9,941,353 - Hurwitz , et al. April 10, 2	2018-04-10
Hybrid MOS-PCM CMOS SOI switch Grant 9,917,104 - Roizin , et al. March 13, 2	2018-03-13
Copper Interconnect For Improving Radio Frequency (RF) Silicon-On-Insulator (SOI) Switch Field Effect Transistor (FET) Stacks App 20180068941 - HOWARD; DAVID J. ; et al.	2018-03-08
Tensile Contact Etch Stop Layer (CESL) For Radio Frequency (RF) Silicon-On-Insulator (SOI) Switch Technology App 20180069035 - Hurwitz; Paul D.	2018-03-08
Reduced Substrate Effects in Monolithically Integrated RF Circuits App 20170372945 - Howard; David J. ; et al.	2017-12-28
Structure and Method for Mitigating Substrate Parasitics in Bulk High Resistivity Substrate Technology App 20170338305 - Hurwitz; Paul D. ; et al.	2017-11-23
Nickel Silicide Implementation For Silicon-on-insulator (soi) Radio Frequency (rf) Switch Technology App 20170338321 - Hurwitz; Paul D. ; et al.	2017-11-23
Integrated passive device having improved linearity and isolation Grant 9,754,814 - Hurwitz September 5, 2	2017-09-05
Selective amorphization for signal isolation and linearity Grant 9,634,089 - Hurwitz , et al. April 25, 2	2017-04-25
Structure and method for reducing substrate parasitics in semiconductor on insulator technology Grant 9,620,617 - Hurwitz April 11, 2	2017-04-11
Semiconductor device having reduced drain-to-source capacitance Grant 9,608,079 - Hurwitz , et al. March 28, 2	2017-03-28
Isolated through silicon vias in RF technologies Grant 9,577,035 - Hurwitz , et al. February 21, 2	2017-02-21
High Power Rf Switches Using Multiple Optimized Transistors App 20160365850 - Hurwitz; Paul D. ; et al.	2016-12-15
Semiconductor Device Having Reduced Drain-To-Source Capacitance App 20160343813 - Hurwitz; Paul D. ; et al.	2016-11-24
SOI structure and method for utilizing trenches for signal isolation and linearity Grant 9,362,160 - Hurwitz , et al. June 7, 2	2016-06-07
SOI structure for signal isolation and linearity Grant 9,343,353 - Hurwitz , et al. May 17, 2	2016-05-17
Structure and Method for Reducing Substrate Parasitics in Semiconductor On Insulator Technology App 20160071927 - Hurwitz; Paul D.	2016-03-10
RF switch branch having improved linearity Grant 9,190,994 - Hurwitz November 17, 2	2015-11-17
Selective amorphization for electrical signal isolation and linearity in SOI structures Grant 8,963,247 - Hurwitz , et al. February 24, 2	2015-02-24
Electrical signal isolation in semiconductor structures Grant 8,956,949 - Hurwitz , et al. February 17, 2	2015-02-17
Selective Amorphization for Signal Isolation and Linearity App 20140377935 - Hurwitz; Paul D. ; et al.	2014-12-25
SOI Structure for Signal Isolation and Linearity App 20140370686 - Hurwitz; Paul D. ; et al.	2014-12-18
Electrical Signal Isolation in Semiconductor Structures App 20140363949 - Hurwitz; Paul D. ; et al.	2014-12-11
Integrated Passive Device Having Improved Linearity and Isolation App 20140252535 - Hurwitz; Paul D.	2014-09-11
Electrical signal isolation and linearity in SOI structures Grant 8,816,471 - Hurwitz , et al. August 26, 2	2014-08-26
RF Switch Branch Having Improved Linearity App 20140062575 - Hurwitz; Paul D.	2014-03-06
Isolated Through Silicon Vias in RF Technologies App 20140054743 - Hurwitz; Paul D. ; et al.	2014-02-27
SOI Structure and Method for Utilizing Trenches for Signal Isolation and Linearity App 20130181321 - Hurwitz; Paul D. ; et al.	2013-07-18
Electrical Signal Isolation and Linearity in SOI Structures App 20130181322 - Hurwitz; Paul D. ; et al.	2013-07-18
Selective Amorphization for Electrical Signal Isolation and Linearity in SOI Structures App 20130181290 - Hurwitz; Paul D. ; et al.	2013-07-18
Method for integrating SiGe NPN and vertical PNP devices Grant 7,863,148 - Hurwitz , et al. January 4, 2	2011-01-04
Method for integrating SIGE NPN and Vertical PNP Devices App 20090203183 - Hurwitz; Paul D. ; et al.	2009-08-13
Integration of SiGe NPN and vertical PNP devices on a substrate Grant 7,541,231 - Hurwitz , et al. June 2, 2	2009-06-02
Method for integrating SiGe NPN and vertical PNP devices on a substrate and related structure Grant 6,933,202 - Hurwitz , et al. August 23, 2	2005-08-23
Vehicle Conveyor Grant 3,789,766 - Hurwitz February 5, 1	1974-02-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.