Hung; Ji-Yu
Patent Applications and Registrations
Patent applications and USPTO patent grants for Hung; Ji-Yu.The latest application filed is for "page buffer structure and fast continuous read".
- Hung; Ji-Yu - Miaoli TW
- Hung; Ji-Yu - Hsinchu TW
- Hung; Ji-Yu - Jhunan Township TW
- Hung; Ji-Yu - Miaoli County TW
| Patent | Date |
|---|---|
| Low noise bit line circuits Grant 11,217,313 - Hung January 4, 2 | 2022-01-04 |
| Page Buffer Structure And Fast Continuous Read App 20210090638 - HUNG; Ji-Yu ; et al. | 2021-03-25 |
| Page buffer structure and fast continuous read Grant 10,957,384 - Hung , et al. March 23, 2 | 2021-03-23 |
| Low Noise Bit Line Circuits App 20210082521 - HUNG; Ji-Yu | 2021-03-18 |
| Low noise bit line circuits Grant 10,885,986 - Hung January 5, 2 | 2021-01-05 |
| Low Noise Bit Line Circuits App 20200265898 - HUNG; Ji-Yu | 2020-08-20 |
| Memory with controlled bit line charging Grant 9,887,011 - Hung February 6, 2 | 2018-02-06 |
| Sense amplifier and method for bit line voltage compensation thereof Grant 9,881,677 - Hung , et al. January 30, 2 | 2018-01-30 |
| Page buffer circuit Grant 9,153,328 - Hung October 6, 2 | 2015-10-06 |
| Method and device for reducing coupling noise during read operation Grant 9,136,006 - Hung , et al. September 15, 2 | 2015-09-15 |
| Page Buffer Circuit App 20140313830 - Hung; Ji-Yu | 2014-10-23 |
| Reducing Coupling Noise During Read Operation App 20140254260 - Hung; Shuo-Nan ; et al. | 2014-09-11 |
| Page buffer circuit Grant 8,792,285 - Hung July 29, 2 | 2014-07-29 |
| Architecture for a 3D memory array Grant 8,724,390 - Hung , et al. May 13, 2 | 2014-05-13 |
| Page Buffer Circuit App 20130141977 - Hung; Ji-Yu | 2013-06-06 |
| Architecture For A 3d Memory Array App 20120182804 - HUNG; CHUN-HSIUNG ; et al. | 2012-07-19 |
| Temperature compensation circuit and method for sensing memory Grant 8,208,332 - Ho , et al. June 26, 2 | 2012-06-26 |
| Integrated circuit of device for memory cell Grant 8,194,462 - Ho , et al. June 5, 2 | 2012-06-05 |
| Integrated Circuit Of Device For Memory Cell App 20110292728 - Ho; Hsin-Yi ; et al. | 2011-12-01 |
| Reading method for MLC memory and reading circuit using the same Grant 8,023,333 - Ho , et al. September 20, 2 | 2011-09-20 |
| Temperature Compensation Circuit and Method for Sensing Memory App 20100322018 - Ho; Wen-Chiao ; et al. | 2010-12-23 |
| Reading Method for MLC Memory and Reading Circuit Using the Same App 20100302863 - Ho; Hsin-Yi ; et al. | 2010-12-02 |
| Temperature compensation circuit and method for sensing memory Grant 7,804,729 - Ho , et al. September 28, 2 | 2010-09-28 |
| Reading method for MLC memory and reading circuit using the same Grant 7,796,436 - Ho , et al. September 14, 2 | 2010-09-14 |
| Temperature Compensation Circuit And Method For Sensing Memory App 20100124136 - Ho; Wen-Chiao ; et al. | 2010-05-20 |
| Reading Method For Mlc Memory And Reading Circuit Using The Same App 20100002505 - Ho; Hsin-Yi ; et al. | 2010-01-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 