loadpatents
name:-0.035577058792114
name:-0.027044057846069
name:-0.012156009674072
Hum; Herbert H. Patent Filings

Hum; Herbert H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hum; Herbert H..The latest application filed is for "high performance interconnect".

Company Profile
11.21.34
  • Hum; Herbert H. - Portland OR
  • Hum; Herbert H - Portland OR US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High Performance Interconnect
App 20220114122 - Safranek; Robert J. ;   et al.
2022-04-14
High performance interconnect
Grant 11,269,793 - Safranek , et al. March 8, 2
2022-03-08
High Performance Interconnect
App 20210117350 - Safranek; Robert J. ;   et al.
2021-04-22
Hardware/software Co-optimization To Improve Performance And Energy For Inter-vm Communication For Nfvs And Other Producer-consumer Workloads
App 20210004328 - Wang; Ren ;   et al.
2021-01-07
High Performance Interconnect
App 20200356502 - Safranek; Robert J. ;   et al.
2020-11-12
Hardware/software co-optimization to improve performance and energy for inter-VM communication for NFVs and other producer-consumer workloads
Grant 10,817,425 - Wang , et al. October 27, 2
2020-10-27
Processors having virtually clustered cores and cache slices
Grant 10,725,919 - Hum , et al.
2020-07-28
Processors having virtually clustered cores and cache slices
Grant 10,725,920 - Hum , et al.
2020-07-28
Processors having virtually clustered cores and cache slices
Grant 10,705,960 - Hum , et al.
2020-07-07
High Performance Interconnect
App 20190391939 - Safranek; Robert J. ;   et al.
2019-12-26
High performance interconnect
Grant 10,248,591 - Safranek , et al.
2019-04-02
Processors having virtually clustered cores and cache slices
Grant 10,073,779 - Hum , et al. September 11, 2
2018-09-11
Processors Having Virtually Clustered Cores And Cache Slices
App 20180225213 - HUM; Herbert H. ;   et al.
2018-08-09
Processors Having Virtually Clustered Cores And Cache Slices
App 20180225212 - HUM; Herbert H. ;   et al.
2018-08-09
Processors Having Virtually Clustered Cores And Cache Slices
App 20180225211 - HUM; Herbert H. ;   et al.
2018-08-09
High Performance Interconnect Coherence Protocol
App 20170109286 - Blankenship; Robert G. ;   et al.
2017-04-20
High Performance Interconnect
App 20170109315 - Safranek; Robert J. ;   et al.
2017-04-20
High performance interconnect
Grant 9,626,321 - Safranek , et al. April 18, 2
2017-04-18
Cache coherency apparatus and method minimizing memory writeback operations
Grant 9,436,605 - Chamberlain , et al. September 6, 2
2016-09-06
Hardware/software Co-optimization To Improve Performance And Energy For Inter-vm Communication For Nfvs And Other Producer-consumer Workloads
App 20160188474 - Wang; Ren ;   et al.
2016-06-30
Directory cache supporting non-atomic input/output operations
Grant 9,170,946 - Hum , et al. October 27, 2
2015-10-27
Cache Coherency Apparatus And Method Minimizing Memory Writeback Operations
App 20150178206 - Chamberlain; Jeffrey D. ;   et al.
2015-06-25
Apparatus and method for partial memory mirroring
Grant 9,037,903 - Hum , et al. May 19, 2
2015-05-19
High Performance Interconnect Coherence Protocol
App 20150081984 - Blankenship; Robert G. ;   et al.
2015-03-19
High Performance Interconnect Coherence Protocol
App 20140201463 - Blankenship; Robert G. ;   et al.
2014-07-17
Apparatus And Method For Partial Memory Mirroring
App 20140189417 - Hum; Herbert H. ;   et al.
2014-07-03
Processors Having Virtually Clustered Cores And Cache Slices
App 20140189239 - Hum; Herbert H. ;   et al.
2014-07-03
Directory Cache Supporting Non-atomic Input/output Operations
App 20140181394 - Hum; Herbert H. ;   et al.
2014-06-26
High Performance Interconnect
App 20140112339 - Safranek; Robert J. ;   et al.
2014-04-24
Allocation and write policy for a glueless area-efficient directory cache for hotly contested cache lines
Grant 8,631,210 - Moga , et al. January 14, 2
2014-01-14
Allocation And Write Policy For A Glueless Area-efficient Directory Cache For Hotly Contested Cache Lines
App 20130185522 - MOGA; ADRIAN C. ;   et al.
2013-07-18
Methods and apparatuses for efficient load processing using buffers
Grant 8,452,946 - Liu , et al. May 28, 2
2013-05-28
Allocation and write policy for a glueless area-efficient directory cache for hotly contested cache lines
Grant 8,392,665 - Moga , et al. March 5, 2
2013-03-05
Allocation And Write Policy For A Glueless Area-efficient Directory Cache For Hotly Contested Cache Lines
App 20120079214 - Moga; Adrian C. ;   et al.
2012-03-29
Methods And Apparatuses For Efficient Load Processing Using Buffers
App 20110154002 - Liu; Wei ;   et al.
2011-06-23
Re-snoop for conflict resolution in a cache coherency protocol
Grant 7,721,050 - Hum , et al. May 18, 2
2010-05-18
Re-snoop for conflict resolution in a cache coherency protocol
App 20080005487 - Hum; Herbert H. ;   et al.
2008-01-03
Method and apparatus for processing a load-lock instruction using a relaxed lock protocol
Grant 7,080,209 - Hum , et al. July 18, 2
2006-07-18
Method and apparatus handling locks
App 20050216673 - Kumar, Harish ;   et al.
2005-09-29
Method and apparatus for handling locks
Grant 6,922,745 - Kumar , et al. July 26, 2
2005-07-26
Method and apparatus for processing a load-lock instruction using a relaxed lock protocol
App 20040123058 - Hum, Herbert H. ;   et al.
2004-06-24
Method and apparatus for processing a load-lock instruction using a scoreboard mechanism
App 20040123078 - Hum, Herbert H. ;   et al.
2004-06-24
Method and apparatus for handling locks
App 20030208647 - Kumar, Harish ;   et al.
2003-11-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed