loadpatents
name:-0.030174970626831
name:-0.027806043624878
name:-0.0064120292663574
Hum; Herbert Patent Filings

Hum; Herbert

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hum; Herbert.The latest application filed is for "distribution of tasks among asymmetric processing elements".

Company Profile
6.27.46
  • Hum; Herbert - Portland OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Distribution of tasks among asymmetric processing elements
Grant 11,366,511 - Hum , et al. June 21, 2
2022-06-21
Distribution of tasks among asymmetric processing elements
Grant 11,054,890 - Hum , et al. July 6, 2
2021-07-06
Distribution Of Tasks Among Asymmetric Processing Elements
App 20210089113 - Hum; Herbert ;   et al.
2021-03-25
Distribution of tasks among asymmetric processing elements
Grant 10,437,320 - Hum , et al. O
2019-10-08
Distribution of tasks among asymmetric processing elements
Grant 10,409,360 - Hum , et al. Sept
2019-09-10
Distribution of tasks among asymmetric processing elements
Grant 10,386,915 - Hum , et al. A
2019-08-20
Efficient Data Transfer Between A Processor Core And An Accelerator
App 20190188136 - Shah; Pinkesh ;   et al.
2019-06-20
Efficient data transfer between a processor core and an accelerator
Grant 10,248,568 - Shah , et al.
2019-04-02
Efficient Data Transfer Between A Processor Core And An Accelerator
App 20180165193 - Shah; Pinkesh ;   et al.
2018-06-14
Systems and methods for migrating processes among asymmetrical processing cores
Grant 9,939,882 - Hum , et al. April 10, 2
2018-04-10
Distribution of tasks among asymmetric processing elements
Grant 9,910,483 - Hum , et al. March 6, 2
2018-03-06
Efficient data transfer between a processor core and an accelerator
Grant 9,880,935 - Shah , et al. January 30, 2
2018-01-30
Distribution of tasks among asymmetric processing elements
Grant 9,874,926 - Hum , et al. January 23, 2
2018-01-23
Distribution of tasks among asymmetric processing elements
Grant 9,870,046 - Hum , et al. January 16, 2
2018-01-16
Distribution of tasks among asymmetric processing elements
Grant 9,829,965 - Hum , et al. November 28, 2
2017-11-28
Distribution of tasks among asymmetric processing elements
Grant 9,760,162 - Hum , et al. September 12, 2
2017-09-12
Distribution of tasks among asymmetric processing elements
Grant 9,753,530 - Hum , et al. September 5, 2
2017-09-05
Methods and apparatuses for efficient load processing using buffers
Grant 9,710,391 - Liu , et al. July 18, 2
2017-07-18
Distribution of Tasks Among Asymmetric Processing Elements
App 20170024001 - HUM; HERBERT ;   et al.
2017-01-26
Distribution of Tasks Among Asymmetric Processing Elements
App 20160370852 - HUM; HERBERT ;   et al.
2016-12-22
Distribution of Tasks Among Asymmetric Processing Elements
App 20160370851 - HUM; HERBERT ;   et al.
2016-12-22
Efficient Data Transfer Between A Processor Core And An Accelerator
App 20150269074 - Shah; Pinkesh ;   et al.
2015-09-24
Hybrid Input/output Write Operations
App 20150113221 - Hum; Herbert ;   et al.
2015-04-23
Distribution Of Tasks Among Asymmetric Processing Elements
App 20150012766 - HUM; Herbert ;   et al.
2015-01-08
Distribution Of Tasks Among Asymmetric Processing Elements
App 20150012765 - HUM; Herbert ;   et al.
2015-01-08
Distribution Of Tasks Among Asymmetric Processing Elements
App 20150012731 - HUM; Herbert ;   et al.
2015-01-08
Software constructed strands for execution on a multi-core architecture
Grant 8,789,031 - Liu , et al. July 22, 2
2014-07-22
Distribution Of Tasks Among Asymmetric Processing Elements
App 20140130058 - Hum; Herbert ;   et al.
2014-05-08
Distribution Of Tasks Among Asymmetric Processing Elements
App 20140019656 - Hum; Herbert ;   et al.
2014-01-16
Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state
Grant 8,615,647 - Hum , et al. December 24, 2
2013-12-24
Distribution Of Tasks Among Asymmetric Processing Elements
App 20130318374 - Hum; Herbert ;   et al.
2013-11-28
Distribution Of Tasks Among Asymmetric Processing Elements
App 20130318373 - Hum; Herbert ;   et al.
2013-11-28
Distribution Of Tasks Among Asymmetric Processing Elements
App 20130314425 - Hum; Herbert ;   et al.
2013-11-28
Methods And Apparatuses For Efficient Load Processing Using Buffers
App 20130246712 - LIU; WEI ;   et al.
2013-09-19
Method to improve branch prediction latency
Grant 8,151,096 - Hum , et al. April 3, 2
2012-04-03
Compressing and accessing a microcode ROM
Grant 8,099,587 - Wu , et al. January 17, 2
2012-01-17
Compiler Assisted Low Power And High Performance Load Handling
App 20110161632 - Sha; Tingting ;   et al.
2011-06-30
System and method for reservation station load dependency matrix
Grant 7,958,336 - Lahav , et al. June 7, 2
2011-06-07
Method To Improve Branch Prediction Latency
App 20100037036 - Hum; Herbert ;   et al.
2010-02-11
System And Method For Reservation Station Load Dependency Matrix
App 20090328057 - LAHAV; Sagi ;   et al.
2009-12-31
Distribution of tasks among asymmetric processing elements
App 20090222654 - Hum; Herbert ;   et al.
2009-09-03
Software constructed stands for execution on a multi-core architecture
App 20090077360 - Liu; Wei ;   et al.
2009-03-19
Requester-generated forward for late conflicts in a cache coherency protocol
Grant 7,506,108 - Beers , et al. March 17, 2
2009-03-17
Protecting tag information in a multi-level cache hierarchy
App 20090019306 - Hum; Herbert ;   et al.
2009-01-15
High speed DRAM cache architecture
Grant 7,350,016 - Bains , et al. March 25, 2
2008-03-25
Requester-generated forward the late conflicts in a cache coherency protocol
App 20080005482 - Beers; Robert ;   et al.
2008-01-03
Compressing and accessing a microcode ROM
App 20070022279 - Wu; Youfeng ;   et al.
2007-01-25
Compressing microcode
Grant 7,095,342 - Hum , et al. August 22, 2
2006-08-22
High speed DRAM cache architecture
App 20060117129 - Bains; Kuljit S. ;   et al.
2006-06-01
Messaging protocol
App 20050262250 - Batson, Brannon J. ;   et al.
2005-11-24
Cache coherence protocol
App 20050240734 - Batson, Brannon J. ;   et al.
2005-10-27
Techniques to map cache data to memory arrays
Grant 6,954,822 - Bains , et al. October 11, 2
2005-10-11
Method, apparatus and system for pair-wise minimum and minimum mask instructions
App 20050149701 - Chen, Inching ;   et al.
2005-07-07
Method and apparatus for variable length coding
Grant 6,798,364 - Chen , et al. September 28, 2
2004-09-28
Techniques to map cache data to memory arrays
App 20040024952 - Bains, Kuljit S. ;   et al.
2004-02-05
High speed DRAM cache architecture
App 20040024958 - Bains, Kuljit S. ;   et al.
2004-02-05
Method and apparatus for variable length coding
App 20030146858 - Chen, Yen-Kuang ;   et al.
2003-08-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed