Hudait; Mantu K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hudait; Mantu K..The latest application filed is for "techniques for forming contacts to quantum well transistors".

Company Profile

4.53.58

Hudait; Mantu K. - Portland OR
Hudait; Mantu K. - Blacksburg VA
- Portland OR US
Hudait; Mantu K. - Beaverton OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques for forming contacts to quantum well transistors Grant 10,177,249 - Pillarisetty , et al. J	2019-01-08
Extreme high mobility CMOS logic Grant 10,141,437 - Datta , et al. Nov	2018-11-27
Quantum well MOSFET channels having lattice mismatch with metal source/drains, and conformal regrowth source/drains Grant 10,084,058 - Majhi , et al. September 25, 2	2018-09-25
Forming arsenide-based complementary logic on a single substrate Grant 9,991,172 - Hudait , et al. June 5, 2	2018-06-05
Techniques For Forming Contacts To Quantum Well Transistors App 20170309735 - Pillarisetty; Ravi ; et al.	2017-10-26
Extreme High Mobility Cmos Logic App 20170309734 - DATTA; Suman ; et al.	2017-10-26
Techniques for forming contacts to quantum well transistors Grant 9,704,981 - Pillarisetty , et al. July 11, 2	2017-07-11
Extreme high mobility CMOS logic Grant 9,691,856 - Datta , et al. June 27, 2	2017-06-27
Extreme high mobility CMOS logic Grant 9,548,363 - Datta , et al. January 17, 2	2017-01-17
Quantum Well Mosfet Channels Having Lattice Mismatch With Metal Source/drains, And Conformal Regrowth Source/drains App 20160372574 - Majhi; Prashant ; et al.	2016-12-22
Techniques For Forming Contacts To Quantum Well Transistors App 20160268407 - Pillarisetty; Ravi ; et al.	2016-09-15
Quantum well MOSFET channels having lattice mismatch with metal source/drains, and conformal regrowth source/drains Grant 9,443,936 - Majhi , et al. September 13, 2	2016-09-13
Techniques for forming contacts to quantum well transistors Grant 9,356,099 - Pillarisetty , et al. May 31, 2	2016-05-31
Extreme High Mobility Cmos Logic App 20160111423 - Datta; Suman ; et al.	2016-04-21
Forming Arsenide-Based Complementary Logic On A Single Substrate App 20150214118 - Hudait; Mantu K. ; et al.	2015-07-30
Carrier Mobility In Surface-channel Transistors, Apparatus Made Therewith, And Systems Containing Same App 20150111358 - PILLARISETTY; Ravi ; et al.	2015-04-23
Forming arsenide-based complementary logic on a single substrate Grant 9,006,707 - Hudait , et al. April 14, 2	2015-04-14
Techniques For Forming Contacts To Quantum Well Transistors App 20140326953 - Pillarisetty; Ravi ; et al.	2014-11-06
Extreme High Mobility Cmos Logic App 20140291615 - Datta; Suman ; et al.	2014-10-02
Techniques for forming contacts to quantum well transistors Grant 8,809,836 - Pillarisetty , et al. August 19, 2	2014-08-19
Extreme high mobility CMOS logic Grant 8,802,517 - Datta , et al. August 12, 2	2014-08-12
Stacking fault and twin blocking barrier for integrating III-V on Si Grant 08617945 -	2013-12-31
Stacking fault and twin blocking barrier for integrating III-V on Si Grant 8,617,945 - Hudait , et al. December 31, 2	2013-12-31
Extreme High Mobility Cmos Logic App 20130328015 - Datta; Suman ; et al.	2013-12-12
Quantum Well Mosfet Channels Having Lattice Mismatch With Metal Source/drains, And Conformal Regrowth Source/drains App 20130234113 - Majhi; Prashant ; et al.	2013-09-12
Extreme high mobility CMOS logic Grant 8,518,768 - Datta , et al. August 27, 2	2013-08-27
Techniques For Forming Contacts To Quantum Well Transistors App 20130146845 - Pillarisetty; Ravi ; et al.	2013-06-13
Techniques for forming contacts to quantum well transistors Grant 8,368,052 - Pillarisetty , et al. February 5, 2	2013-02-05
Modulation-doped multi-gate devices Grant 8,350,291 - Hudait , et al. January 8, 2	2013-01-08
Semiconductor heterostructures to reduce short channel effects Grant 8,278,687 - Pillarisetty , et al. October 2, 2	2012-10-02
Quantum Well Mosfet Channels Having Uni-axial Strain Caused By Metal Source/drains, And Conformal Regrowth Source/drains App 20120231596 - Majhi; Prashant ; et al.	2012-09-13
Extreme High Mobility Cmos Logic App 20120199813 - Datta; Suman ; et al.	2012-08-09
High hole mobility p-channel Ge transistor structure on Si substrate Grant 8,217,383 - Hudait , et al. July 10, 2	2012-07-10
Stacking Fault And Twin Blocking Barrier For Integrating Iii-v On Si App 20120142166 - Hudait; Mantu K. ; et al.	2012-06-07
Extreme high mobility CMOS logic Grant 8,183,556 - May 22, 2	2012-05-22
Stacking fault and twin blocking barrier for integrating III-V on Si Grant 8,143,646 - Hudait , et al. March 27, 2	2012-03-27
Double quantum well structures for transistors Grant 8,129,749 - Pillarisetty , et al. March 6, 2	2012-03-06
High hole mobility semiconductor device Grant 8,124,959 - Hudait , et al. February 28, 2	2012-02-28
Tensile strained NMOS transistor using group III-N source/drain regions Grant 8,120,065 - Datta , et al. February 21, 2	2012-02-21
Modulation-doped multi-gate devices Grant 8,120,063 - Hudait , et al. February 21, 2	2012-02-21
Selective high-k dielectric film deposition for semiconductor device Grant 8,106,440 - Rachmady , et al. January 31, 2	2012-01-31
Modulation-doped Multi-gate Devices App 20120018781 - Hudait; Mantu K. ; et al.	2012-01-26
Self-aligned replacement metal gate process for QWFET devices Grant 8,093,584 - Radosavljevic , et al. January 10, 2	2012-01-10
Semiconductor buffer architecture for III-V devices on silicon substrates Grant 8,034,675 - Hudait , et al. October 11, 2	2011-10-11
Compositionally-graded quantum-well channels for semiconductor devices Grant 8,017,933 - Pillarisetty , et al. September 13, 2	2011-09-13
Double pass formation of a deep quantum well in enhancement mode III-V devices Grant 8,012,816 - Radosavljevic , et al. September 6, 2	2011-09-06
Techniques For Forming Contacts To Quantum Well Transistors App 20110147713 - Pillarisetty; Ravi ; et al.	2011-06-23
Quantum Well Mosfet Channels Having Uni-axial Strain Caused By Metal Source/drains, And Conformal Regrowth Source/drains App 20110121266 - Majhi; Prashant ; et al.	2011-05-26
Semiconductor Buffer Architecture For Iii-v Devices On Silicon Substrates App 20110045659 - Hudait; Mantu K. ; et al.	2011-02-24
Group III-V devices with multiple spacer layers Grant 7,892,902 - Hudait , et al. February 22, 2	2011-02-22
Thin transition layer between a group III-V substrate and a high-k gate dielectric layer Grant 7,879,739 - Rachmady , et al. February 1, 2	2011-02-01
Dislocation removal from a group III-V film grown on a semiconductor substrate Grant 7,863,710 - Hudait , et al. January 4, 2	2011-01-04
High Hole Mobility P-channel Ge Transistor Structure On Si Substrate App 20100327261 - Hudait; Mantu K. ; et al.	2010-12-30
Semiconductor buffer architecture for III-V devices on silicon substrates Grant 7,851,780 - Hudait , et al. December 14, 2	2010-12-14
Buffer layers for device isolation of devices grown on silicon Grant 7,851,781 - Hudait , et al. December 14, 2	2010-12-14
High hole mobility p-channel Ge transistor structure on Si substrate Grant 7,791,063 - Hudait , et al. September 7, 2	2010-09-07
Dopant confinement in the delta doped layer using a dopant segregration barrier in quantum well structures Grant 7,790,536 - Hudait , et al. September 7, 2	2010-09-07
Quantum Well Mosfet Channels Having Uni-axial Strain Caused By Metal Source/drains, And Conformal Regrowth Source/drains App 20100193771 - Majhi; Prashant ; et al.	2010-08-05
Quantum well MOSFET channels having uni-axial strain caused by metal source/drains, and conformal regrowth source/drains Grant 7,759,142 - Majhi , et al. July 20, 2	2010-07-20
Double Pass Formation Of A Deep Quantum Well In Enhancement Mode Iii-v Devices App 20100163849 - RADOSAVLIJEVIC; MARKO ; et al.	2010-07-01
Modulation-doped Multi-gate Devices App 20100163926 - Hudait; Mantu K. ; et al.	2010-07-01
Quantum Well Mosfet Channels Having Uni-axial Strain Caused By Metal Source/drains, And Conformal Regrowth Source/drains App 20100163847 - Majhi; Prashant ; et al.	2010-07-01
Self-aligned replacement metal gate process for QWFET devices App 20100155701 - Radosavljevic; Marko ; et al.	2010-06-24
Group III-V devices with delta-doped layer under channel region App 20100148153 - Hudait; Mantu K. ; et al.	2010-06-17
Selective High-k Dielectric Film Deposition For Semiconductor Device App 20100078684 - Rachmady; Willy ; et al.	2010-04-01
Methods of forming buffer layer architecture on silicon and structures formed thereby Grant 7,687,799 - Hudait , et al. March 30, 2	2010-03-30
Selective high-k dielectric film deposition for semiconductor device Grant 7,670,894 - Rachmady , et al. March 2, 2	2010-03-02
Compositionally-graded Quantum-well Channels For Semiconductor Devices App 20090321717 - Pillarisetty; Ravi ; et al.	2009-12-31
Methods of forming buffer layer architecture on silicon and structures formed thereby App 20090315018 - Hudait; Mantu K. ; et al.	2009-12-24
Tensile Strained NMOS Transistor Using Group III-N Source/Drain Regions App 20090302350 - Datta; Suman ; et al.	2009-12-10
Dopant Confinement In The Delta Doped Layer Using A Dopant Segregration Barrier In Quantum Well Structures App 20090298266 - Hudait; Mantu K. ; et al.	2009-12-03
Selective High-K dielectric film deposition for semiconductor device App 20090272965 - Rachmady; Willy ; et al.	2009-11-05
Dopant confinement in the delta doped layer using a dopant segregation barrier in quantum well structures Grant 7,601,980 - Hudait , et al. October 13, 2	2009-10-13
Semiconductor Heterostructures To Reduce Short Channel Effects App 20090242873 - Pillarisetty; Ravi ; et al.	2009-10-01
Double Quantum Well Structures For Transistors App 20090242872 - Pillarisetty; Ravi ; et al.	2009-10-01
Tensile strained NMOS transistor using group III-N source/drain regions Grant 7,592,213 - Datta , et al. September 22, 2	2009-09-22
Buffer layers for device isolation of devices grown on silicon App 20090218596 - Hudait; Mantu K. ; et al.	2009-09-03
Dislocation Removal From A Group Iii-v Film Grown On A Semiconductor Substrate App 20090206324 - Hudait; Mantu K. ; et al.	2009-08-20
Dislocation-free InSb quantum well structure on Si using novel buffer architecture Grant 7,573,059 - Hudait , et al. August 11, 2	2009-08-11
Buffer architecture formed on a semiconductor wafer Grant 7,566,898 - Hudait , et al. July 28, 2	2009-07-28
Reducing Contact Resistance In P-type Field Effect Transistors App 20090140301 - Hudait; Mantu K. ; et al.	2009-06-04
High Hole Mobility P-Channel Ge Transistor Structure on Si Substrate App 20090057648 - Hudait; Mantu K. ; et al.	2009-03-05
Buffer layers for device isolation of devices grown on silicon Grant 7,494,911 - Hudait , et al. February 24, 2	2009-02-24
High hole mobility semiconductor device App 20090001350 - Hudait; Mantu K. ; et al.	2009-01-01
Sb-based CMOS devices Grant 7,429,747 - Hudait , et al. September 30, 2	2008-09-30
Buffer architecture formed on a semiconductor wafer App 20080210927 - Hudait; Mantu K. ; et al.	2008-09-04
Forming arsenide-based complementary logic on a single substrate App 20080203381 - Hudait; Mantu K. ; et al.	2008-08-28
Dopant confinement in the delta doped layer using a dopant segregation barrier in quantum well structures App 20080157058 - Hudait; Mantu K. ; et al.	2008-07-03
Thin III-V semiconductor films with high electron mobility App 20080132081 - Shaheen; Mohamad A. ; et al.	2008-06-05
Sb-based Cmos Devices App 20080116485 - Hudait; Mantu K. ; et al.	2008-05-22
Buffer layers for device isolation of devices grown on silicon App 20080076235 - Hudait; Mantu K. ; et al.	2008-03-27
Dislocation-free InSb quantum well structure on Si using novel buffer architecture App 20080073639 - Hudait; Mantu K. ; et al.	2008-03-27
Semiconductor buffer architecture for III-V devices on silicon substrates App 20080029756 - Hudait; Mantu K. ; et al.	2008-02-07
Stacking fault and twin blocking barrier for integrating III-V on Si App 20080032478 - Hudait; Mantu K. ; et al.	2008-02-07
Thin Transition Layer Between A Group Iii-v Substrate And A High-k Gate Dielectric Layer App 20070264837 - Rachmady; Willy ; et al.	2007-11-15
Depositing polar materials on non-polar semiconductor substrates App 20070238281 - Hudait; Mantu K. ; et al.	2007-10-11
Tensile strained NMOS transistor using group III-N source/drain regions App 20070155063 - Datta; Suman ; et al.	2007-07-05
Extreme high mobility CMOS logic App 20070138565 - Datta; Suman ; et al.	2007-06-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.