loadpatents
name:-0.018996953964233
name:-0.017924785614014
name:-0.0073399543762207
Huang; Wayne H. Patent Filings

Huang; Wayne H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Huang; Wayne H..The latest application filed is for "methods and systems for manufacturing pillar structures on semiconductor devices".

Company Profile
7.14.17
  • Huang; Wayne H. - Boise ID
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Package cooling by coil cavity
Grant 11,239,129 - Bayless , et al. February 1, 2
2022-02-01
Methods And Systems For Manufacturing Pillar Structures On Semiconductor Devices
App 20210343670 - Yeruva; Suresh ;   et al.
2021-11-04
Methods and systems for manufacturing pillar structures on semiconductor devices
Grant 11,081,460 - Yeruva , et al. August 3, 2
2021-08-03
Pillar-last Methods For Forming Semiconductor Devices
App 20210166996 - Chandolu; Anilkumar ;   et al.
2021-06-03
Pillar-last methods for forming semiconductor devices
Grant 10,957,625 - Chandolu , et al. March 23, 2
2021-03-23
Package Cooling By Coil Cavity
App 20200395258 - Bayless; Andrew M. ;   et al.
2020-12-17
Package cooling by coil cavity
Grant 10,763,186 - Bayless , et al. Sep
2020-09-01
Package Cooling By Coil Cavity
App 20200211916 - Bayless; Andrew M. ;   et al.
2020-07-02
Methods And Systems For Manufacturing Pillar Structures On Semiconductor Devices
App 20200211993 - Yeruva; Suresh ;   et al.
2020-07-02
Uniform back side exposure of through-silicon vias
Grant 10,692,733 - Gandhi , et al.
2020-06-23
Uniform Back Side Exposure Of Through-silicon Vias
App 20190304799 - Gandhi; Jaspreet S. ;   et al.
2019-10-03
Uniform back side exposure of through-silicon vias
Grant 10,410,879 - Gandhi , et al. Sept
2019-09-10
Pillar-last Methods For Forming Semiconductor Devices
App 20190206766 - Chandolu; Anilkumar ;   et al.
2019-07-04
Semiconductor device having through-silicon-via and methods of forming the same
Grant 10,262,922 - Gandhi , et al.
2019-04-16
Semiconductor Device Having Through-silicon-via And Methods Of Forming The Same
App 20180190571 - Gandhi; Jaspreet S. ;   et al.
2018-07-05
Semiconductor device having through-silicon-via and methods of forming the same
Grant 9,941,190 - Gandhi , et al. April 10, 2
2018-04-10
Interconnect Structure With Improved Conductive Properties And Associated Systems And Methods
App 20180040592 - Gandhi; Jaspreet S. ;   et al.
2018-02-08
Uniform Back Side Exposure Of Through-silicon Vias
App 20180033641 - Gandhi; Jaspreet S. ;   et al.
2018-02-01
Interconnect structure with improved conductive properties and associated systems and methods
Grant 9,837,383 - Gandhi , et al. December 5, 2
2017-12-05
Uniform back side exposure of through-silicon vias
Grant 9,818,622 - Gandhi , et al. November 14, 2
2017-11-14
Interconnect Structure With Improved Conductive Properties And Associated Systems And Methods
App 20160343689 - Gandhi; Jaspreet S. ;   et al.
2016-11-24
Semiconductor Device Having Through-silicon-via And Methods Of Forming The Same
App 20160293519 - Gandhi; Jaspreet S. ;   et al.
2016-10-06
Interconnect structure with improved conductive properties and associated systems and methods
Grant 9,412,675 - Gandhi , et al. August 9, 2
2016-08-09
Uniform Back Side Exposure Of Through-silicon Vias
App 20160225695 - Gandhi; Jaspreet S. ;   et al.
2016-08-04
Semiconductor device assembly with underfill containment cavity
Grant 9,397,078 - Chandolu , et al. July 19, 2
2016-07-19
Interconnect Structure With Improved Conductive Properties And Associated Systems And Methods
App 20150333026 - Gandhi; Jaspreet S. ;   et al.
2015-11-19
Devices, Systems, And Methods Related To Planarizing Semiconductor Devices After Forming Openings
App 20150206801 - Huang; Wayne H. ;   et al.
2015-07-23
Devices, systems, and methods related to planarizing semiconductor devices after forming openings
Grant 8,956,974 - Huang , et al. February 17, 2
2015-02-17
Devices, Systems, And Methods Related To Planarizing Semiconductor Devices After Forming Openings
App 20140004698 - Huang; Wayne H. ;   et al.
2014-01-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed