loadpatents
name:-0.017392158508301
name:-0.014117956161499
name:-0.0016388893127441
Huang; Thomas B. Patent Filings

Huang; Thomas B.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Huang; Thomas B..The latest application filed is for "scalable system debugger for prototype debugging".

Company Profile
0.10.7
  • Huang; Thomas B. - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integrated prototyping system for validating an electronic system design
Grant 8,136,065 - Huang , et al. March 13, 2
2012-03-13
Scalable System Debugger For Prototype Debugging
App 20120005547 - Chang; Chioumin M. ;   et al.
2012-01-05
Virtual Interconnection Method And Apparatus
App 20110289469 - Huang; Thomas B. ;   et al.
2011-11-24
Method of progressively prototyping and validating a customer's electronic system design
Grant 7,908,576 - Huang , et al. March 15, 2
2011-03-15
Method and Apparatus for Verifying Logic Circuits Using Vector Emulation with Vector Substitution
App 20100305933 - Chang; Chioumin M. ;   et al.
2010-12-02
Method And Apparatus For Debugging An Electronic System Design (esd) Prototype
App 20100100860 - Chang; Chioumin M. ;   et al.
2010-04-22
Method Of Progressively Prototyping And Validating A Customer's Electronic System Design
App 20090150838 - Huang; Thomas B. ;   et al.
2009-06-11
Integrated Prototyping System For Validating An Electronic System Design
App 20090150839 - Huang; Thomas B. ;   et al.
2009-06-11
Scalable reconfigurable prototyping system and method
Grant 7,353,162 - Huang , et al. April 1, 2
2008-04-01
Scalable reconfigurable prototyping system and method
App 20060184350 - Huang; Thomas B. ;   et al.
2006-08-17
Structure and method for providing reconfigurable emulation circuit
Grant 5,835,751 - Chen , et al. November 10, 1
1998-11-10
Methods for controlling timing in a logic emulation system
Grant 5,649,167 - Chen , et al. July 15, 1
1997-07-15
Multi-port memory emulation using tag registers
Grant 5,563,829 - Huang October 8, 1
1996-10-08
Structure and method for providing a reconfigurable emulation circuit without hold time violations
Grant 5,475,830 - Chen , et al. December 12, 1
1995-12-12
Multi-port memory emulation using tag registers
Grant 5,448,522 - Huang September 5, 1
1995-09-05
Method and apparatus for debugging reconfigurable emulation systems
Grant 5,425,036 - Liu , et al. June 13, 1
1995-06-13
Bi-directional bus repeater
Grant 5,202,593 - Huang , et al. April 13, 1
1993-04-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed