Huang; Shui-Chin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Huang; Shui-Chin.The latest application filed is for "single-poly eeprom".

Company Profile

0.11.9

Huang; Shui-Chin - Tainan TW
Huang; Shui-Chin - Tai-Nan TW
Huang; Shui-Chin - Tai-Nan City TW
Huang, Shui-Chin - Tainan City TW
Huang, Shui-Chin - St. Tainan TW
Huang, Shui-Chin - Ben-Yuan St. Tainan TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Low thermal budget fabrication method for a mask read only memory device Grant 7,442,610 - Huang , et al. October 28, 2	2008-10-28
Single-poly EEPROM Grant 7,193,265 - Peng , et al. March 20, 2	2007-03-20
Single-poly Eeprom App 20060208306 - Peng; Nai-Chen ; et al.	2006-09-21
Method for programming P-channel EEPROM Grant 7,054,196 - Chen , et al. May 30, 2	2006-05-30
Non-volatile memory and method of operation Grant 6,977,869 - Huang , et al. December 20, 2	2005-12-20
Method of forming self aligned contact App 20050153543 - Huang, Shui-Chin ; et al.	2005-07-14
Method for programming P-channel EEPROM App 20050116262 - Chen, Chen-Hung ; et al.	2005-06-02
Non-volatile Memory And Method Of Operation App 20050111262 - Huang, Shui-Chin ; et al.	2005-05-26
Memory device having buried source/drain region and fabrication thereof Grant 6,831,335 - Huang December 14, 2	2004-12-14
Fabricating memory device having buried source/drain region and fabrication thereof Grant 6,645,816 - Huang November 11, 2	2003-11-11
Low thermal budget fabrication method for a mask read only memory device App 20030207539 - Huang, Shui-Chin ; et al.	2003-11-06
Memory device having buried source/drain region and fabrication thereof App 20030199142 - Huang, Shui-Chin	2003-10-23
Vertical read-only memory and fabrication thereof Grant 6,617,633 - Huang September 9, 2	2003-09-09
Manufacturing method of a gate-split flash memory Grant 6,589,842 - Huang July 8, 2	2003-07-08
Vertical Read-only Memory And Fabrication Thereof App 20030122171 - Huang, Shui-Chin	2003-07-03
Memory Device Having Buried Source/drain Region And Fabrication Thereof App 20030100158 - Huang, Shui-Chin	2003-05-29
Method of fabricating a mask ROM with raised bit-line on each buried bit-line Grant 6,440,803 - Huang , et al. August 27, 2	2002-08-27
Manufacturing method of a gate-split flash memory App 20020068403 - Huang, Shui-Chin	2002-06-06
Method of integrating a salicide process and a self-aligned contact process Grant 6,383,878 - Huang May 7, 2	2002-05-07
Self-aligned contact process using stacked spacers Grant 6,380,042 - Huang April 30, 2	2002-04-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.