loadpatents
name:-0.019093990325928
name:-0.020833015441895
name:-0.00056815147399902
HUANG; Kuei-Wu Patent Filings

HUANG; Kuei-Wu

Patent Applications and Registrations

Patent applications and USPTO patent grants for HUANG; Kuei-Wu.The latest application filed is for "method for recovering efficacy of solar cell module and portable device thereof".

Company Profile
0.19.16
  • HUANG; Kuei-Wu - Miaoli County TW
  • Huang; Kuei-Wu - Jhunan Township, Miaoli County N/A TW
  • Huang; Kuei-Wu - Jhunan Township Miaoli County TW
  • Huang; Kuei-Wu - Hsin-chu TW
  • Huang, Kuei-Wu - Irving TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method For Recovering Efficacy Of Solar Cell Module And Portable Device Thereof
App 20170330992 - LIAU; Chung-Chi ;   et al.
2017-11-16
Method Of Hydrogenating Solar Cell And The Device Thereof
App 20170330991 - LIAU; Chung-Chi ;   et al.
2017-11-16
Method for recovering efficacy of solar cell module and portable device thereof
Grant 9,748,433 - Liau , et al. August 29, 2
2017-08-29
Solar Cell
App 20170025554 - YEH; Chien-Feng ;   et al.
2017-01-26
Substrate surface metallization method and substrate having metallized surface manufactured by the same
Grant 9,514,965 - Wei , et al. December 6, 2
2016-12-06
Substrate Surface Metallization Method And Substrate Having Metallized Surface Manufactured By The Same
App 20160163567 - WEI; TZU-CHIEN ;   et al.
2016-06-09
Solar Cell And Method For Manufacturing The Same
App 20160118510 - WU; Chung-Han ;   et al.
2016-04-28
Conductive channel of photovoltaic panel and method for manufacturing the same
Grant 8,685,784 - Wang , et al. April 1, 2
2014-04-01
Method of manufacturing solar cell
Grant 8,647,917 - Chiou , et al. February 11, 2
2014-02-11
Conductive channel of photovoltaic panel and method for manufacturing the same
Grant 8,420,941 - Wang , et al. April 16, 2
2013-04-16
Solar Energy Cell
App 20130056055 - HUANG; Kuei-Wu ;   et al.
2013-03-07
Conductive Channel Of Photovoltaic Panel And Method For Manufacturing The Same
App 20120276686 - WANG; Chen-Chan ;   et al.
2012-11-01
Photovoltaic Panel And Manufacturing Method Thereof
App 20120255592 - Chang; Kai-Sheng ;   et al.
2012-10-11
Method Of Manufacturing Solar Cell
App 20120220070 - CHIOU; Yan-Kai ;   et al.
2012-08-30
Conductive Channel Of Photovoltaic Panel And Method For Manufacturing The Same
App 20110240339 - Wang; Chen-Chan ;   et al.
2011-10-06
Spacer-type thin-film polysilicon transistor for low-power memory devices
Grant RE41,068 - Balasinski , et al. January 5, 2
2010-01-05
Surface treated low-k dielectric as diffusion barrier for copper metallization
Grant 7,271,103 - Huang , et al. September 18, 2
2007-09-18
Surface treated low-k dielectric as diffusion barrier for copper metallization
App 20050085083 - Huang, Kuei-Wu ;   et al.
2005-04-21
Method for forming a semiconductor device having high-K gate dielectric material
Grant 6,746,900 - Liu , et al. June 8, 2
2004-06-08
Tapered floating gate with nitride spacers to prevent reverse tunneling during programming in a split gate flash
Grant 6,617,638 - Chiang , et al. September 9, 2
2003-09-09
Method of forming planarized structures in an integrated circuit
App 20030071306 - Huang, Kuei-Wu ;   et al.
2003-04-17
Method of manufacturing air gap in multilevel interconnection
App 20020149085 - Lin, Shih-Chi ;   et al.
2002-10-17
Method of forming a contact in an integrated circuit
App 20020037622 - Chan, Tsiu C. ;   et al.
2002-03-28
Novel process for preventing the reverse tunneling during programming in split gate flash
App 20010016385 - Chiang, An-Ming ;   et al.
2001-08-23
Method for forming a MOSFET with raised source and drain, saliciding, and removing upper portion of gate spacers if bridging occurs
Grant 6,162,691 - Huang December 19, 2
2000-12-19
Method of manufacturing air gap in multilevel interconnection
Grant 6,130,151 - Lin , et al. October 10, 2
2000-10-10
Method of making spacer-type thin-film polysilicon transistor for low-power memory devices
Grant 5,804,472 - Balasinski , et al. September 8, 1
1998-09-08
Spacer-type thin-film polysilicon transistor for low-power memory devices
Grant 5,640,023 - Balasinski , et al. June 17, 1
1997-06-17
Method for planarization of an integrated circuit
Grant 5,485,035 - Lin , et al. January 16, 1
1996-01-16
Semiconductor planarization process
Grant 5,350,486 - Huang September 27, 1
1994-09-27
Coplanar twin-well integrated circuit structure
Grant 5,300,797 - Bryant , et al. April 5, 1
1994-04-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed